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Summary
A process has been demonstrated1 for the fabrication of scaled GaAs 
based metal-semiconductor field effect transistors (MESFETs) suitable for 
high frequency characterisation with gate-lengths down to 40nm. MESFETs 
were fabricated with gate-lengths in the range 40 to 300nm on molecular 
beam epitaxy (MBE) grown layers with GaAs and AlGaAs buffers. The 
MESFETs were characterised electrically at direct current (DC) and high 
frequency.
The MESFETs have very good DC and high frequency performance, 
even down to the shortest gate-lengths. The performance is characterised by 
figures of merit such as transconductance and unity current gain cut-off 
frequency. MESFETs with a DC extrinsic transconductance of 720mS/mm 
and unity gain cut-off frequency of 150GHz (for a 40nm gate-length) have 
been demonstrated2.
However, the performance of the MESFETs is limited by scaling 
effects. Some of these effects are of a technological nature such as buffer 
layer current, a large gate resistance, surface depletion effects, and the high 
active layer doping. More importantly, the performance of the shortest 
gate-length MESFETs is restricted by the fundamental short-channel effects 
of punch-through and hot-electrons. The origin and function of many of these 
effects are introduced through a review of the operation and modelling of 
short-channel FETs.
The MESFET design included features to minimise the technological 
scaling effects, i.e.
1) AlGaAs buffer layers to suppress buffer layer current. Experimental 
comparison was made with the GaAs buffer case.
2) High active layer doping to reduce the effect of surface depletion 
and maintain the channel aspect ratio, at the cost of deteriorated carrier 
transport. Devices with three different doping concentrations were compared.
3) A reduced gate-width with shorter gate-length to compensate for the 
larger series gate resistance.
The experimental work described in this thesis investigates the scaling 
effects by electrical characterisation of the devices at DC and high 
frequency. The measurements presented and discussed include:
1) DC open channel and subthreshold transfer and output 
characteristics.
2) DC threshold voltage shift, equivalent to output conductance.
3) High frequency (up to 26.5GHz) S-parameters which yield the 
short-circuit current gain, maximum frequency of oscillation, and parasitic 
carrier transit delays through the channel.
The design strategy was successful to the extent of overcoming many 
of the detrimental scaling effects for MESFETs with gate-lengths down to 
200nm. The buffer layer current was suppressed by the AlGaAs buffer, and it 
was shown that interrupted growth of the AlGaAs buffer can surmount the 
problem of degradation of active layer quality associated with MBE growth 
of GaAs on AlGaAs.
On the negative side, the technological problems of large gate 
resistance, surface depletion effects and very high active layer doping (which 
inhibits carrier transport) were found to significantly degrade the high 
frequency performance of the devices in this work. These are all issues 
which could be addressed by modifications to the device design. In addition, 
the parasitic carrier transit delays became more significant in degradation of 
high frequency performance as the gate-length was reduced.
As for the more fundamental effects, the main conclusion of this thesis 
is that the ultimate scaling limits of hot-electron and punch-through effects 
govern the behaviour of the MESFETs with very short gate-lengths (in this 
case, less than lOOnm). The most severely affected parameters are output 
conductance and subthreshold current. For example, the benefits of AlGaAs 
buffer are greatly reduced for 40nm gate-length MESFETs. Reduction of 
gate-length can still give an improvement in high frequency performance, 
but less than predicted by simple scaling of the carrier transit time and the 
beneficial hot-electron effect of velocity overshoot. No evidence of velocity 
overshoot effects has been found in these MESFETs.
Chapter 1 - Introduction
1.1 GaAs Field Effects Transistors
GaAs Field Effect Transistor Applications
GaAs field-effect transistors (FETs) have many applications in high 
speed electronics. GaAs FETs are used as amplifiers, oscillators, mixers, 
switches, attenuators, modulators, and limiters. Two or more of these 
components can be integrated into monolithic microwave integrated circuits 
(MMICs). A major role of the GaAs FET in many of these MMICs is as an 
amplifier, and gain (voltage, current or power) at high frequency is a figure 
of merit. GaAs metal-semiconductor FETs (MESFETs) are also established 
as the dominant low noise active devices in the microwave and millimetre 
wave frequency range. Military applications of MMICs include very high 
frequency communication links and high definition electronically steerable 
phased array radars. Many very high speed instruments such as network 
analysers and sampling oscilloscopes benefit from GaAs MMICs. A large 
civil market for these circuits exists in ground receivers for direct broadcast 
satellites. Another potentially massive market is in high definition radars for 
collision avoidance in motor vehicles. Is it just coincidence that workers at 
Ford Microelectronics have demonstrated some of the best high speed GaAs 
MESFETs?
High speed digital circuits have been developed, using several different 
logic schemes. In these circuits, the GaAs FET is used as a switch, but gain 
is still a figure of merit because it is closely linked to the maximum 
switching speed and fanout capability of each logic gate. GaAs digital 
circuits have applications in high speed signal processing and computing 
(e.g. the latest generation of Cray supercomputers).
A promising application of GaAs FETs is integration with 
photodetectors and radiators (e.g. laser diodes) in optoelectronic circuits for 
communication applications. Here again the large gain and speed of GaAs 
FETs can be used to advantage.
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GaAs MESFETs
Metal-semiconductor FETs (MESFETs) which use a Schottky diode as 
the gate electrode are superior to junction FETs (JFETs) which use a diffused 
p-n junction for high speed applications because of the reduced gate-source 
capacitance.
GaAs MESFETs have given better high frequency performance than 
bipolar transistors because they afford lower noise performance, high power 
gain and high output power.
GaAs is preferred to Si for microwave FET fabrication. The main 
advantages of GaAs are the higher electron mobility compared to Si and the 
higher average electron velocity, leading to lower transit times and thus 
superior high frequency response. In addition semi-insulating GaAs 
substrates allow simplified fabrication and reduced parasitic capacitances. 
GaAs has other advantages over Si, it is radiation hard and can operate over 
a wide range of temperatures from below 77K to above 525K.
The disadvantages of GaAs are a poor quality native oxide and a high 
surface state density both of which make fabrication of GaAs 
metal-oxide-semiconductor FETs (MOSFETs) difficult.
Most commercially available GaAs MESFETs are made using ion 
implantation into semi-insulating GaAs substrates
1.2 Aims of the Work
It was the primary aim of this work to produce GaAs FETs that have a 
large gain at high frequencies (tens of GHz). There are other performance 
parameters to consider, such as subthreshold current leakage for digital 
circuit applications.
The simplest way to improve high frequency performance in FETs is 
by reduction of the gate-length. Smaller carrier transit times and reduced 
capacitance under a short gate are the mechanisms of the performance 
improvement. However, there are other mechanisms of both a technological 
and fundamental nature which accompany the reduced gate-length and 
conspire to limit the performance increase so obtained.
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Therefore, much of the work described in this thesis are investigations 
of the scaling effects and short-channel effects which have degraded the DC 
and high frequency performance of the MESFETs that have been fabricated. 
The term short-channel is used rather than short gate-length because many 
detrimental effects associated with a small ratio of length to height of the 
conducting channel in a FET can be overcome even for gate-lengths down 
to ~ 200nm as is demonstrated in this work. A short-channel can be regarded 
as having a channel length to height ratio of less than about 2.
The work involved design, fabrication and characterisation of discrete 
FET devices. The work also involved extensive development of automated 
electron-beam lithography. All aspects of device fabrication were undertaken 
from design of pattern sets to optimisation of wet etches for gate recessing. 
Characterisation of devices was by electrical measurements at DC and with 
high frequency S-parameter measurements.
1.3 Survey of the Following Chapters
Chapter 2 describes the terminology, physical layout and operation of 
scaled GaAs MESFETs and reviews the technological and fundamental 
scaling effects. Physical effects governing the electrical characteristics are 
introduced, leading to the definition of the figures of merit and important 
parameters of MESFET electrical performance. The effects of a 
short-channel on these parameters (both beneficial and detrimental) are 
discussed, and further insight is gained by reviewing the development of and 
results from FET models. The short-channel effects arising from the models 
are summarised, then the effects related to the technological aspects of 
scaling are reviewed. Finally, the best reported short gate-length FET 
performance at DC and high frequency are reviewed.
Chapter 3 describes the design and fabrication process of the 
MESFETs. The design of the semiconductor layers, device geometry and 
fabrication process are discussed. The methods of electron beam lithography 
(EBL) and alignment are described. Enhancements to the EBL system to 
facilitate the work are detailed. The complete sequence of fabrication of the 
MESFETs is presented, from wafer preparation to the steps specific to each 
pattern level.
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Chapter 4 presents the results of DC and high-frequency electrical 
measurements of the GaAs MESFETs. First, characterisation some important 
material parameters of the as-grown layers are described. In the main 
experiment, GaAs and AlGaAs buffers are compared for confirmation of the 
beneficial role of the AlGaAs buffer layer in suppressing some of the 
short-channel effects. The comparison includes consideration of DC open 
channel and subthreshold output and transfer characteristics, threshold 
voltage shift, and high frequency S-parameter measurements. A subset of 
these measurements are used to compare MESFETs with an improved 
AlGaAs buffer growth technique and three different active layer doping 
concentrations.
Chapter 5 presents the conclusions of chapter 4, rearranged into groups 
of scaling effects in a similar format to the discussions of chapter 2. The final 
chapter also gives some suggestions for future work.
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Chapter 2 - Scaled GaAs FETs
2.1 Introduction and List of Symbols
This chapter describes the operation of scaled GaAs MESFETs. 
Fig. 2.1 (page 50) is a schematic of a GaAs MESFET labelled with the names 
and dimensions of a GaAs MESFET. Fig. 2.2 shows the five main areas of 
interest when considering scaling. In the chapter, the physical layout of the 
device is described, and the terminology of its constituent parts. Physical 
effects governing the electrical characteristics are introduced, leading to the 
definition of the figures of merit and important parameters of MESFET 
electrical performance;
saturation current gate-source capacitance
threshold voltage carrier transit time
transconductance effective carrier velocity
^f-value effective channel length
output conductance unity gain cut-off frequency
voltage gain subthreshold punch-through current
The effects of a short-channel on these parameters (both beneficial and 
detrimental) are discussed, and further insight is gained by reviewing the 
development of and results from FET models. The short-channel effects 
arising from the models are summarised, then the effects related to the 
technological aspects of scaling are reviewed. This involves consideration of 
the buffer layer and its interface with the active layer, high channel doping 
and free semiconductor surface near the channel.
Finally, the reported short gate-length FET performance at DC and 
high frequency are reviewed. Emphasis is on MESFETs, but as the best high 
frequency performance has been demonstrated by modulation-doped FETs 
(MODFETs), results from this class of device will be reviewed.
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List of Symbols
a epitaxial channel layer ^21 short-circuit current gain
thickness 'a drain current
a coupling coefficient sat saturated drain current
of v b to Vg ^d sub subthreshold drain current
voltage gain d^ss f<! ,al f ° r = 0
p coupling coefficient 
of Vb t0 Vd,
J barrieru subthreshold current over 
potential barrier
gate-source depletion 
capacitance
J diode i d subthreshold reverse 
gate current
CSd gate-drain parasitic gate current
capacitance i . source current
CSP parasitic gate pad 
capacitance
^sc space-charge limited 
drain current
c d! drain-source capacitance J electron current density
CdP parasitic drain pad kE Boltzmann constant
capacitance kD Debye length
d gate depletion thickness K differential shift of VTsq
D diffusion coefficient with Vd!
e permittivity of GaAs Lg metallurgical gate length
E electric field L channel length
E electric field strength effective channel length
Ec critical E for velocity 
saturation
p low field electron 
mobility
E cb energy of conduction band n electron concentration
minimum ionised donor
f frequency concentration
fJ max maximum frequency of 
oscillation
Q magnitude of the 
electron charge
f j unity gain cut-off R recombination rate
frequency *d drain series resistance
<)> Schottky barrier height * g gate resistance
<?d output conductance intrinsic channel
transconductance resistance
8 m extrinsic transconductance source series resistance
y geometric barrier lowering Sg subthreshold gate swing
h channel height T temperature
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I total carrier transit time y transverse co-ordinate
through channel ¥ electrostatic potential
x i parasitic drain delay ¥b subthreshold potential
intrinsic transit time barrier height
parasitic channel charging ¥ bic long-channel \j/b
delay ¥bsc short-channel yb
UT thermal voltage = kBT/q Z channel width
V electron velocity
Veff effective electron NOTE.
velocity Symbol definitions not listed above
Vs,t saturated electron given immediately below their
velocity appearance in the text.
VP peak electron velocity
gate built-in voltage
V i voltage at drain end of 
channel
Vi. drain-source voltage
V ’ds voltage drop across 
channel
VM limit of Vds for saturated 
punch-through current
vt gate-source voltage
V long-channel pinch-off 
voltage
source voltage (common)
v : voltage at source end of 
channel
v T threshold voltage
^TO ^T sq  as Kls _> 0
^T b barrier height defined VT
V Tsq square-law threshold 
voltage
^T lc long-channel VT
^T sc short-channel VT
X longitudinal co-ordinate
^ v c ^ v c subthreshold virtual 
cathode co-ordinates
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2.2 Development of the MESFET
The idea of controlling current in a semiconductor with an electric 
field imposed by a metal electrode was patented in the 1930s by Lilienfeld3.
By the 1950s semiconductor technology was rapidly progressing, 
following, for example, the construction by Bardeen and Brattain of the first 
point-contact bipolar transistor in 19474. Concurrently there was progress in 
processing techniques such as photolithography. GaAs was identified as a 
semiconductor only in 19525.
In 1952 Shockley presented a theory of the Unipolar "Field Effect" 
transistor6. He showed how the conductivity of a layer of semiconductor 
could be modulated by the application of a transverse electric field. He 
pointed out the advantages of the possibility of voltage gain and more 
efficient high frequency operation, compared to bipolar transistors of the 
same dimensions. He described a semiconductor device (later known as a 
Junction Field-Effect Transistor or JFET) in which electrical current flowing 
from one terminal (designated "source") to another (the "drain") is controlled 
by a voltage bias applied to a third terminal (the "gate"). The current is a 
result of majority carrier flow only, unlike the bipolar devices. The gate 
terminal is connected to p-n junctions sandwiching either side of a 
conducting channel from the source to the drain. The gate voltage can 
reverse-bias the junctions, creating space charge (depletion) regions in which 
the carrier concentration is negligible. Applying a sufficiently large reverse 
bias to the gate causes further extension of the depletion regions into the 
channel until the drain current is "pinched-off. The channel height, h is 
defined as the thickness of conducting channel between the depletion 
regions.
Prof. Mead of California Institute of Technology spent his 
Thanksgiving break fabricating the first GaAs MESFET7. In this planar 
device a rectifying metal-semiconductor (Schottky barrier) contact acted as 
the gate, on just one side of the n-type channel. The other side of the channel 
was a semi-insulating GaAs substrate. The interface between channel and 
substrate acted as a barrier to current flow (it actually produces a small 
depletion region), thus allowing the depletion region resulting from reverse 
biasing of the gate to pinch-off the drain current. Mead demonstrated that 
such a device actually worked as a FET.
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Mead emphasised the advantage of the Schottky barrier gate over a p-n 
junction because of its very low reverse bias leakage current and its large 
barrier height. He noted that the metal-oxide-semiconductor (MOS) structure 
for a gate is not applicable in covalent semiconductors such as GaAs, where 
the Fermi level at the oxide-semiconductor interface is pinned at near 
mid-bandgap8.
In 1967 the first microwave GaAs MESFET was reported9 having a 
maximum frequency of oscillation,/max of 3GHz. By 1970 a MESFET was 
reported with an / max of 30GHz extrapolated from measurements performed 
at up to 17GHz10’11.
2.3 MESFET Operation
Now the basic FET terminology has been given, examples of the 
electrical characteristics for a typical device fabricated in this work are 
presented, useful quantities and figures of merit are defined, and a simple 
model of device operation is developed.
2.3.1 DC Saturated Range
Current Saturation
The MESFET channel can be formed by epitaxial growth of a doped 
active layer on a semi-insulating substrate or by ion implantation. The former 
method gives a constant doping concentration throughout the active layer 
and was used for the devices in this work. The ion implantation process gives 
non-linear doping profiles which renders much of the following analysis 
unsuitable for such devices.
The current/voltage output characteristic of a MESFET are shown in 
Fig. 2.3a (page 52). By convention the source is grounded, Vs = 0. Each curve 
is measured at a fixed gate voltage, V . The action of a negative going 
change in Vg pinching-off the drain current, Id can be clearly seen. Three 
ranges of operation are evident;
i) linear, open channel
ii) saturated, open channel
iii) pinched-off or subthreshold
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The latter two ranges are important in microwave and logic 
applications of MESFETs, and will be discussed in this chapter.
The saturated values of the drain current are apparent for large values 
of source-drain voltage, Vds. Drain current saturation in short channel FETs is 
the direct result of carrier drift velocity saturation. In the linear open channel 
range, the electron drift velocity, v increases proportionally with E for low 
fields, giving a uniform low field mobility, p;
v = pE (2.1)
The velocity saturates
V = vsal (2.2)
above a critical electric field strength, Ec. In GaAs Ec ~ 3.5 kV/cm and 
vsal ~ 107cm/s. In small scale devices fields of this strength are easily 
accomplished. Before the velocity reaches the very high field value, it peaks 
(at vp). The height of the peak is larger for lower doping concentration. The 
form of the velocity saturation with the peak, then velocity dropback 
(negative differential mobility) results from a redistribution of the electron 
population of the different conduction band valleys12. At low fields the 
majority of electrons are in the high p (and high vgat) central valley, but they 
are transferred into the low vsat satellite valleys at field strengths above Ec.
The saturated velocity was observed in a short-channel Si JFET by 
Zuleeg13 who measured the saturation current as a function of temperature 
and found the same temperature dependence as that of the limiting drift 
velocity. Winteler and Steinemann14 also attributed current saturation to a 
saturated velocity in GaAs JFETs. Zuleeg assumed velocity saturation along 
the whole length of the channel and expressed the saturated drain current 
simply as
A i sat =  ^ D V s a t ^  +  ^ SC  ( ^ . 3 )
with the addition of a space charge (depletion region) current, /sc 
which is a linear function of Vds. We can assume that in planar MESFET 
structures a similar current flows through the depletion region in the 
substrate and at its interface with the active layer. An often quoted value for 
a FET is /dss, which is defined as the value of /d sat with Vg = 0.
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Gate Depletion and Pinch-Off
The channel thickness is modulated by the Schottky barrier potential, <|> 
which originates from the diode built-in potential, VBi (about 0.6V for Ti on 
GaAs) and the applied gate voltage, V . Assuming a flat depletion region 
under the gate, with the same length as the gate, for small values of Vds the 
channel thickness can be obtained from the expression for the Schottky 
barrier potential (using the depletion approximation)
* = =qNDc f/2 e  (2.4)
where d = (a-h) is the gate depletion depth. The channel is pinched-off
when h = 0 and
♦ * V  (2.5)
where Vplc is the long-channel pinchoff voltage, given by
ypic = <arfV2 /2e (2.6)
Threshold Voltage
A long-channel threshold voltage can be defined
%c = V n r V  (2.7)
so that the pinch-off condition of equation 2.5 can be rewritten in terms 
of Vg as the subthreshold condition thus
V, s (2.8)
Equations 2.3, 2.4 and 2.6 lead to
U = QNDvJZa[ 1 - ($/Vplc) >*] + Isc (2.9)
The term [1 - ($/Vplc)1/2] is the channel opening factor and qrVDvsaIZa is
the full channel saturated current.
T ransconductance
A figure of merit for a FET is the the mutual transconductance,
g  =  —  ( 2 .1 0 )
Kds = const.
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Fig. 2.3b (page 52) is presented as another example of a transfer 
characteristic as used in this work, showing gm, which is just the slope of the 
7d versus Vg curve.
In the current saturation range of operation, by differentiating 
equations 2.3 and 2.4 with respect to d, equation 2.10 leads to15
8m = «Zvw /d  (2.11)
This equation (together with equation 2.3 known as the velocity 
saturation model) is based on the 1-D assumption that the gate depletion 
region is unaffected by the not insignificant drain bias necessary for velocity 
saturation.
AT-Value
In logic applications, a rapid switch between the on and the off state is 
valuable. This can be identified by a large rate of increase of channel 
conductance with gate bias as pinch-off gives way to the saturated 
open-channel range. Such behaviour can be characterised by the AT-value, 
defined as
K  _  1 a8m _ 1 32/d n
K -  i W ~  i  W } (2A2)g g
over the linear part the gm versus Vg curve, in the range between 
pinch-off and maximum gm, before gm saturates because of velocity 
saturation (equation 2.11) o rg m compression (see section 2.6.5 page 42).
Such a definition assumes16
8m = W 8-VT) (2.13)
which comes from the Shockley model where the electron velocity is 
not saturated, and is equivalent to equation 2.52 (page 30) where K = ps.
Parasitic Resistances
Consider the effect on the DC measurements of the series resistance of 
the semiconducting paths at the source, Rs and drain, Rd contacts. This
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modifies the voltages at either end of the channel (with Vs = 0);
and yields an extrinsic transconductance;
(2.14)
(2.15)
(2.16)
The surface depletion between gate and source and drain contacts 
causes constriction of the channel thus increasing Rs and Rd. An obvious 
solution is a reduction of the source-gate and gate-drain gaps. The relative 
effect of Rs and Rd can be reduced by using a gate recess. The effect of 
surface states on these parasitic resistances are discussed further in section
2.6.5 on page 42.
Rs and Rd have a strong influence on the associated gain of a MESFET. 
The parasitic source resistance along with the gate resistance are the largest 
noise sources in GaAs FETs.
Gate Capacitance
The simple gate depletion region considered here can be treated as a 
parallel plate capacitor with a capacitance
Output Conductance
An important limiting factor to FET performance is the slope of the 
saturated Id versus Vds, the output (or drain) conductance
It can be seen that if gd is constant, Zuleeg’s space charge current 
becomes,
Cgs = t Z L J d (2.17)
S^C “  #dKis (2.19)
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Voltage Gain
The ratio of transconductance to output conductance defines another 
important figure of merit, the unloaded voltage gain
Av “  ^  = J  (2-20)
Threshold Voltage Shift
Equation 2.9 indicates a square law relationship between Id sat and V . 
From the equation of a straight line on the graph with axes / d1/2 and V , with 
an intercept on the Vg axis of VTsq, which is the square-law threshold voltage,
3Vv  = V7  8- /  1/2 (2 211
Tsq g 1 /2 ) d V * >
but
(2.22)
3Vg 2/d>n 3Vg
therefore
- ^ 2/d (2-23>
this expression was used for the calculation of VTsq from the measured 
Id and Vg data by programming it as a user function into an HP4145B 
Semiconductor Parameter Analyser.
Equation 2.3 (page 10) introduces a linear dependence of Id sal on Vds. 
This can be expressed equivalently in terms of a threshold voltage shift with 
increasing Vd17;
v/TSq = ^  + (2-24)
where k  is the differential square law threshold voltage shift, which has 
negative values
avTk = ^  ,2.25)
and VT0 is the threshold voltage for Vds -> 0. In a long channel device, 
VT0 = V ^, but with short-channel, the threshold voltage may be shifted more 
negative by the channel geometry (equation 2.34 page 19).
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It has been suggested that this linear threshold voltage shift with Vds 
originates from a space charge limited18 (SCL) buffer current. This 
mechanism has been observed in short-channel MODFETs by Han et al.]9 
where it was found to dominate both the output conductance and 
subthreshold current.
A simple model was proposed with 7SC °c VdJLglfl, and with carriers 
travelling from source to drain in the buffer layer at a saturated velocity. 
From equation 2.19 (page 13), this implies that gd <* Lg2 and Han et al. found 
a good fit of their data to this relationship for MODFETs with Lg = 300 to 
900nm. Only a small change in gd with temperature (30 to 170C) reinforced 
the explanation that an SCL mechanism was in operation. They observed the 
linear VT shift with V^ up to 2V. The model also predicted that the slope of 
this shift, k oc Lg'2, and this was confirmed for devices in the range 300 to 
700nm. The constant of proportionality in this relationship was a function of 
the thicknesses of the AlGaAs donor and channel space charge layers.
In this work, MESFETs with gate-lengths in the range 40 to 300nm 
display a linear shift of VTsq with Vds up to ~ 2V, and the dependence of gd 
and k  on Lg2 is investigated in section 4.5.3 in order to determine if the same 
SCL current mechanism is acting in these devices.
Finally, a relationship between the differential square law threshold 
voltage shift and the voltage gain (equation 2.20) can be obtained by 
combining equations 2.23 and 2.25;
2.3.2 DC Subthreshold Range 
Punch-through
One significant short-channel effect is an inability to pinch-off the 
drain current above a limiting value of the drain bias, Edsl (see Fig. 2.3a page 
52). This saturated punch-through current has been observed in devices 
fabricated in this work. This phenomenon was observed by Patrick20 who 
observed an exponential dependence of Edsl over a range of gate lengths 
(55nm to 360nm),
K -  1 / Av (2.26)
VM “  exp(Lg) (2.27)
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Patrick suggested that this relationship might arise from a tunnelling 
current because of a very short effective channel length or from current 
injection in the buffer layer.
The publication of Patrick’s results prompted an explanation by 
Smith21 who had observed the same characteristic in GaAs MESFETs with 
the same LJa  ratio as Patrick’s shortest gate device but with a long 
gate-length of 1pm. This pointed to a triode mode of operation22 of the 
subthreshold channel. It will be shown that this approach is consistent with 
the work of many others in studies of solid-state triodes, JFETs, MOSFETs, 
GaAs/AlGaAs and pseudomorphic MODFETs. This is the first study of 
MESFET subthreshold characteristics from the subthreshold barrier point of 
view.
At large drain bias, the drain electric field lines "punch-through" the 
channel to the source. Thus the saturated current flowing beyond Vdsl is 
punch-through current. This is not the only punch-through current arising 
from DIBL. In the subthreshold range, a very small punch-through current 
flows which is exponentially dependent on the drain bias.
Drain Induced Barrier Lowering
In the next sections, the phenomenon of Drain Induced Barrier 
Lowering (DIBL) will be presented as a major short-channel effect and as 
the mechanism of punch-through which is one of the most severe effects 
limiting performance of short-channel FETs.
Consider a symmetrical (with a gate on either side), short FET channel 
with the channel completely pinched-off (i.e. in the subthreshold range) by 
the fixed gate reverse bias. At Vds = 0, there is a minimum of the potential 
between the source and drain, and the potential at this point, ymin can be 
regarded as a barrier of height yb = -ymin. As a drain bias is raised (Vds > 0), 
the barrier is lowered, as the drain field punches through towards the source. 
This effect is DIBL. Obviously the barrier height will also be affected by the 
gate bias. In a planar MESFET, one gate depletion region is replaced by the 
substrate depletion, but the mechanism described above still operates.
DIBL has three detrimental consequences, which will be described 
below.
1) An increase in subthreshold punch-through current as the barrier is
lowered.
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2) An eventual annihilation of the barrier as Vds increases (at Vdsl), 
followed by an opening of the channel to allow saturated 
punch-through current flow.
3) A shift in the threshold voltage from the long-channel value in 
short-channel FETs, equivalent to an increased output conductance, gd.
Subthreshold Potential Barrier
From linearity of the Laplacian operator in Poisson’s equation (the 
principle of superposition), the height of the potential barrier, yb is linearly 
coupled to both Vg and Vds. The expression for the peak height of the barrier,
was proposed by Brewer23 in a study of subthreshold current in JFETs 
and later by Gupta24 in a unified approach to the operation of field-effect, 
static induction25 and analogue26 transistors (FET, SIT and AT). The SIT and 
AT are solid-state equivalents of vacuum devices, whose operation 
resembles that of a pinched-off FET.
However, this linear coupling can only be an approximation, as the 
shape of the depletion region and position of the barrier are also functions of 
Vg and Vds. In a MESFET (not vertically symmetrical), a change in Vg will 
move the position of the barrier in a complicated way; a decrease of Vg could 
be expected to raise the barrier and move the peak towards the substrate, but 
also towards the drain.
An expression for the peak barrier height more suitable for the 
non-symmetrical case of a MESFET was proposed by Pone et al.21
where f(Vg,VT) is a non-linear function. This expression was used to 
explain the behaviour of subthreshold current obtained from a Monte Carlo 
simulation of GaAs MESFETs. The simulation revealed the potential barrier 
in the channel, and its lowering with the increase in Vds. The output 
characteristic showed the transition from pinch-off to an open channel at the 
drain voltage V^  corresponding to annihilation of the barrier. Equating the 
above expression for \\ih to zero with V^ = Vdsl leads to
(2.28)
Vb = -/(V 8,vT) - pvds (2.29)
V'au = - /(V 6,VT) / P (2.30)
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Pone et al. derived an approximate analytical model for the 
near-pinchoff MESFET, from a consideration of the potential induced by the 
drain and a gate with cylindrical fringing of its depletion region. They 
derived expressions for/(Vg,VT) and p. It was found that the expression for p 
contained a term 1 / exp(Lg). Combining this result with equation 2.30 
immediately leads to exp(Lg) as found by Patrick (equation 2.27).
From the drift-diffusion current transport equation (equation 2.55 page 
31), they arrived at an expression for subthreshold current identical to 
equation 2.36 below.
Source-Drain Barrier Lowering Induced Threshold Voltage Shift
First, the different definitions of the threshold voltage, VT will be 
discussed. Next, the relationship between the subthreshold potential barrier 
height and the threshold voltage will be described.
The long-channel threshold voltage, was defined (equation 2.7 
page 11) as the minimum gate voltage which results in complete pinch-off of 
the channel. For practical measurements VT has been defined in many ways, 
for example:
i) : the gate voltage yielding a constant (small) 7d. This corresponds
to a constant subthreshold potential barrier height.
ii) a linear extrapolation of 7d below current saturation to zero in the
transfer characteristic
iii) VTsq : a quadratic extrapolation of 7d sat to zero in the transfer
characteristic (defined in equation 2.21 page 14).
In the discussion of barrier induced threshold voltage shift that follows, 
the condition Vg < defines the subthreshold (pinched-off, barrier 
controlled) range of operation. The latter definition, VT will be used for the 
measurement of threshold voltages for determination of the voltage gain Av 
from equations 2.25 and 2.26.
It is clear that the barrier Uwerimps less severe for a longer channel 
where the spatial separation between the drain and the source end of the 
channel reduces the influence of the drain. In fact, DIBL is highly channel 
length dependent. An expression for the subthreshold barrier height in a very 
long channel FET, where the drain has no influence over the barrier height 
near to the source, was given by Brewer as
Vblc = - ( V VTlc) = * - V  (2-31>
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It is possible to express the subthreshold barrier height for a 
short-channel FET similarly, but in terms of a short-channel threshold 
voltage, VTsc;
Vbsc = " (Vg - VTsc) (2.32)
The aim of the next section is to obtain an expression for VTsc. Let us 
separate the two physical effects which lower the barrier at a fixed gate bias. 
The first is the linear coupling to Vds, characterised by the parameter p. The 
second is a lowering by the effect of the geometry of the short channel. 
Fig. 2.4 (page 53) qualitatively shows the distinct nature of these two effects 
(after Troutman and Fortino28). Fig. 2.4a shows the potential distribution in a 
long channel, the barrier height (given by equation 2.31 above) is 
independent of Vds. Fig. 2.4b shows the special case of the channel just at the 
limit of short channel behaviour, where the barrier height is linearly 
dependent on Vds. Fig. 2.4c shows the very short-channel case, where the 
barrier is lowered even at Vds = 0 by the small aspect ratio of the channel, yet 
it is still linearly dependent on Vds. This discussion and Fig. 2.4 leads to
V bsc =  * -  V ' Y - p l / <iS ( 2 -3 3 )
where y is a function of the epitaxial channel aspect ratio LJa. y being 
larger for a small LJa  ratio, i.e. short-channel. This expression for yb 
assumes (as does equation 2.2$) that y and p are independent. That is, a small 
change in one parameter, Vd or Vds will not produce second order effects 
such as distortion of the position of the barrier and thus changing the 
coupling of yb to the other parameter, Vds or Vg respectively. This assumption 
is found to be invalid, as is demonstrated by the results in chapter A-.
Equation 2.33 is equivalent to that of Pone et al. (equation 2.29), if 
ftyty T) = vg - V  + y.
Now an expression for the short channel threshold voltage can be 
obtained by equating 2.32 and 2.33;
Vy* -  ^ c -y - p v d! (2.34)
This equation was found to fit measured data of short-channel 
MOSFETs by Troutman and Fortino. In this work, difficulty in obtaining 
uniform recess depths led to a large scatter in the threshold voltage shift,
frustrating verification of this equation, and determination of y from
measured data.
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Equation 2.34 is similar to equation 2.24 (page 14) with - y 
replacing VT0 and -p replacing k. Note, however, that VTsc is a threshold 
voltage defined using the barrier height and VT comes from a square law 
extrapolation. Indeed, when the expressions were combined with equation
2.27 (page 15) to obtain Vdsl from the measured VTsq data, the values of Vdsl 
yielded were incorrect in most cases (see equation 4.5 page 122).
These discussions lead to the conclusion that the barrier height and the 
threshold voltage are strongly affected by the channel aspect ratio through 
the dependence of the barrier lowering parameters y and p. Furthermore, the 
dependence of VTsc on Vds is expected to increase the output conductance, gd 
in short-channel FETs.
Subthreshold Current
Subthreshold current flows when Vg < VT. Subthreshold punch-through 
current caused by DIBL leads to a significant stand-by power dissipation in 
Si MOS29 and GaAs digital circuits and is predicted to be the ultimate limit 
to MOSFET miniaturisation30. There are several mechanisms for 
sub-threshold current flow, which will be discussed below.
Barrier Controlled Subthreshold Current
The link between the barrier height and subthreshold current stems 
from the experimentally verified assumption that the drain current varies 
exponentially with the barrier height normalised to the thermal voltage, UT = 
kBT/q. This is believable, as the current injection over the barrier would be 
proportional to the carrier concentration, /ivc at the "virtual cathode" at the 
source side of the barrier with co-ordinates xvc and yvc. The electron quasi 
Fermi potential, \yn = y  - UT\n(n/n) is flat across the device when Vds = 0, and 
when Vds is increased an equilibrium is reached with
nwc = Nd exp (~vJUT) (2.35)
Thus the subthreshold drain current over the barrier (subthreshold 
punch-through current) is given by
^barrier = I exp (2.36)
Where /0barrier is the current per unit width over the barrier for low V/ds 
in a long channel FET with Vg = V ^.
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A useful measure of the strength of coupling of \|/b to Vg is the 
sub-threshold swing31 or gate swing
(237)
where 7s is the source current. 7s is used because a sub-threshold 
measurement of / d would include gate reverse leakage current /  (given by 
equation 2.38 below) where 7d = 7s + 7g.
An expression for Sg in the short channel case could be obtained from 
equation 2.36 if the assumption is made that barrier controlled conduction 
dominates and 7s = / dbamer in the sub-threshold range. However, the validity 
of such an expression is called into question in the short-channel case by the 
second order dependence of a or y on Vds in the chosen expression for \j/b.
Sg can be measured directly from a subthreshold plot of ln7s versus V . 
A small value of Sg indicates good control of the subthreshold current by the 
applied gate bias, and is therefore beneficial for reducing subthreshold 
leakage current.
The dominant role of the barrier controlled subthreshold current was 
reported in an investigation of subthreshold current in 120nm - 400nm 
gate-length conventional GaAs/AlGaAs and pseudomorphic 
GalnAs/AlGaAs MODFETs32. In a pseudomorphic MODFET, the lattice 
mismatch between the different layers produces a strain which increases the 
conduction band discontinuity.
In the study, 7s was measured for a range of drain biases and 
gate-lengths. The linear behaviour of ln7s allowed measurement of the gate 
swing, S . Sg was found to depend strongly on Lg, being larger for short 
gate-lengths. Sg was similar in the conventional and pseudomorphic 
MODFETs for low Vds, where the transverse position of the virtual cathode, 
yvc was close to the plane of the 2-D electron gas (2-DEG) channel. 
However, at large Vds, when yvc was expected to be deep in the buffer, S was 
much less in the pseudomorphic device. This indicates that the 
pseudomorphic MODFET, with its larger potential barrier in the buffer, 
confines yvc closer to the gate and reduces the subthreshold current and Sg.
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It is expected that in a MESFET, the increased potential barrier 
afforded by an AlGaAs buffer (see section 2.6.2 page 38) should decrease Sg, 
thus improving subthreshold performance, as compared to a GaAs buffered 
device. This is confirmed in the subthreshold current measurements 
presented in section 4.5.2 (page 114).
Space Charge Limited Subthreshold Current
A space charge limited (SCL) mechanism was used to explain the 
subthreshold characteristics of MODFETs by Han et al. (see discussion of 
SCL threshold voltage shift on page 15). However, no direct evidence was 
presented to show that the subthreshold current arose from a SCL 
mechanism, it was only inferred because the threshold voltage shift was 
shown to be so. In the GaAs buffer devices of this thesis, a current distinct 
from DIBL controlled subthreshold current is observed, but a SCL controlled 
threshold voltage shift is not. Therefore in further discussions of this current 
it will merely be referred to as buffer leakage current, although similar 
behaviour in MODFETs has been ascribed to the SCL mechanism32. The 
subthreshold buffer leakage current observed in this thesis (section 4.5.2 
page 114) current may well be space charge limited, but it has not been 
verified as such.
Gate Leakage Subthreshold Current
The reverse leakage of the gate Schottky barrier is another source of 
sub-threshold current and can be obtained from33
/g = Jdbarrier = ZgtVt CXp(-VJUT) (2.38)
for reverse voltages applied across the diode, VT < 0, where gT is the 
diode reverse conductance per unit length. A typical value of Ig in the 
MESFETs fabricated in this work is 10~4 A/mm with Vg = -2.5V.
Other Subthreshold Current Mechanisms
A study of ion implanted MESFETs by Tan et al.34 investigated the 
origin of sub-threshold current by measuring its temperature dependence 
and correlating the resultant activation energies to two possible current 
paths; ohmic leakage through the substrate and a current injected through the
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depleted channel via empty EL(2) deep traps. The EL(2) donor level 
originates from an As vacancy and is responsible for the high resistivity of 
non-intentionally doped high purity GaAs35.
Tan et al. found that the ohmic leakage mechanism dominated at room 
temperatures and above, and the trap conduction dominated below OC. Room 
temperature ohmic leakage current was less than 10'7 A/mm, much less than 
the current levels measured in this work. In addition, all the measurements of 
Tan et al. were performed on 1pm gate-length FETs with Vds = 1.0V, thus 
any effects of DIBL could not be investigated.
In the MBE grown GaAs channels used in this work, the EL(2) level is 
not present to the same extent as in the liquid encapsulated Czochralski 
(LEC) grown substrate (because of the optimised growth conditions). 
Therefore, neither the ohmic leakage nor the EL(2) trap current are 
considered to be the dominant subthreshold current mechanism in the 
MESFETs fabricated in this work.
2.3.3 Transit Time
Assuming the channel length L equals the gate-length, Lg, the intrinsic 
transit time of an electron passing through the channel with a saturated 
velocity is
= V Veff (2-39)
When veff = vMl, this becomes (from equations 2.11 and 2.17)
S =  C gs (2-40)
this equation also follows naturally from the differential definitions36; 
Ti = a2 ch  / a /d’ Cgs = aQch / 3V g, gm = 3 /d / avg, where Qch is the active stored 
charge in the channel.
Short-Channel Effects
The spatial electric field and velocity distributions in a short-channel 
FET are not consistent with the simple model described above, as will be 
become apparent from discussion of the FET models later in this chapter. 
The geometry and position of the channel will not simply be a rectangular 
region of length Lg directly under the gate, as assumed in equation 2.12. In 
addition, the electron velocity may not be saturated along the whole length of
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the channel leading to a lower average velocity than vsat. The velocity has 
been predicted to reach higher values than vsal because of "velocity 
overshoot".
For these reasons, an effective carrier velocity, veff and effective 
"working channel" length, Leff can be defined37 such that equation 2.39 can 
be replaced with a total transit time
where x is the transit time through the working channel.
High-Frequency Measurements
The transit time can also be obtained from high frequency 
measurements of the S-parameters38 (scattering parameters) of a FET, easily 
performed using an automatic network analyser. Consider the simple 
intrinsic MESFET two port equivalent circuit in Fig. 2.5 (page 54). The short 
circuit current gain is defined in terms of an hybrid-parameter (simply 
related to the S-parameters) as
Unity Gain Cut-off Frequency
The transition or unity current gain cut-off frequency, / T is defined as 
the frequency, /  at which lh21l = 1. Given that in the intrinsic case
Note that lh21l is inversely proportional to /, so a plot of lh21l (in dB) 
versus lo g /w ill roll-off at 20dB/decade i.e. 6dB/octave, until it falls to OdB
X -  ^eff /  Veff (2.41)
(2.43)
f ji  ~ #m ! 2«Cgi (2.44)
at/n*
Inspection of equations 2.40 and 2.44 leads to
ij = 1 / 2nfTl (2.45)
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and equivalently (from equation 2.39)
f j i = Vsat! (2.46)
So, in the more realistic case, the measured, external unity gain cut-off 
frequency
f j  = Veff ! ^ ^ e f f  (2.47)
f T is a valuable figure of merit, for it indicates the current gain at 
operating frequencies much lower than/T.
In the analysis of the equivalent circuit above, the effect of parasitic 
elements were ignored. A more realistic extrinsic equivalent circuit is shown 
in Fig. 2.6a (page 55), with the physical origin of the circuit elements in 
Fig. 2.6b.
Another figure of merit is the maximum frequency of oscillation, / max 
which takes into account losses associated with parasitic elements such as 
gate resistance, Rg, output conductance, gd, and gate-drain feedback 
capacitance, Cgd. / max can be measured by extrapolating the maximum 
available gain (MAG) or power gain to zero. / max can be calculated from the 
extrinsic equivalent circuit as39
= --------- pT d— ----------------------------------- (2-48>
[ 4 * l ( * m« i l+ -J— l ) + - £ s ± ( l  + l  ^ ) (1 + g  R ) 2 11/2 
*m !/&»+*/ 5 Cgs V 2 Cgs ' s> 1
In a small scale FET, the most significant terms in this equation are R , 
gm/gd = Av, and Cgs/Cgd. Rg increases rapidly as the gate-length is reduced, 
and will severely effect / max. To a lesser extent, gm/gd and CgJCgd are 
sensitive to scaling, with both gd and Cgd increasing as the scale is reduced.
Parasitic Transit Delays
Equation 2.41 indicates that high frequency performance can be 
enhanced by reducing the channel length, Leff and increasing the effective 
electron velocity veff.
It will be shown below that in the limit of short Lg, t can become 
dominated by parasitic delays caused by the extension of the channel 
towards the drain (so increasing Leff) and the finite charging time of the 
channel.
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Compared to conventional GaAs/AlGaAs MODFETs, pseudomorphic 
MODFETs have shown superior values of f T in submicron devices (see 
Table 2.1). A pseudomorphic MODFET has two main differences from the 
conventional MODFET:
a) The electron density in the 2-dimensional electron gas (2-DEG) 
channel is much higher, because of the larger conduction band discontinuity.
b) The 2-DEG channel is in GalnAs, where electrons are expected to 
have a higher veff than in GaAs.
Moll et al. studied conventional and pseudomorphic MODFETs40 and 
found that the high / T in the latter comes from the large electron density in 
the 2-DEG channel, and not from a great difference in veff. The large electron 
density allows faster charging of the channel because of the smaller intrinsic 
channel resistance (Z?^  in Fig. 2.6 page 55).
They argued that the average carrier velocity in conventional and 
pseudomorphic MODFETs was similar. As evidence they noted the 
similarity of f T for long gate-length (1pm) devices and nearly identical 
velocities as calculated from gm and VT (which can yield vsat in the special 
case of a pulsed-doped device). They used pulse-doping
to ensure negligible parallel conduction in the donor layer, which 
would confuse the results.
Moll et al. explained their measured data by breaking down the total 
transit time x into several parts;
x = T. + xr + xd (2.49)
where;
ij is the intrinsic transit time, given by equation 2.39 page 23.
xr is the channel charging delay time and is the time constant of the 
charging of the channel capacitance through Rm.
xd is the drain delay, arising from the extension of the channel towards 
the drain with increasing drain bias. xd ~ (Leff - £g)/veff.
These quantities, x{, xT and xd can be extracted from plots of x versus 
Vds’ and x versus Z / / d (Figs. 2.7a and 2.7b) where x = 1 / 2rc/T and the 
voltage drop across the channel Vds’ = Vd - V* = Vds - Id(Rs + Rd) (from 
equations 2.14 and 2.15 on page 13).
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In the plot of x versus Vds’ (Fig. 2.7a page 56), at the extrapolated point 
where Fds’ = 0, the channel extension towards the drain would vanish, along 
with xd. Therefore at this intercept, x = xi + xr. At each measurement point Vg 
should be adjusted to maximise/T.
The plot of x versus Z / Id (Fig. 2.7b) can be used to extract xr because 
the current density in the channel is proportional to the drain current density, 
assuming a constant veff in the channel. At the intercept Z / /d = 0, with an 
infinite current density Rm and therefore xr would be 0, so x = xs + xd.
Xj and xr should contain all of the gate-length dependence of x, so they 
should dominate in a long gate-length devices, with xd becoming more 
significant as the gate-length is reduced.
This analysis is used in chapter 4-, to investigate the unusually large 
values of x as measured from / T in the sub-lOOnm gate-length MESFETs 
fabricated in this work.
2.4 FET Models
Models can offer an understanding of the physics of FET operation, 
and can yield predictions of FET characteristics. These features can aid 
device and material design. Several different approaches to FET modelling 
have been reported, that can be grouped together as either analytical models 
or 2-D numerical analyses. Many of the short-channel effects were first 
observed in the results of these models.
In each of the following sections, the aspects of the theories that have 
physical significance and aid in understanding the operation of MESFETs 
will be considered. Analytical expressions that are only used to mould a 
given model to fit measured characteristics will be omitted, however useful 
the model may be for practical device design. An exception will be made for 
SPICE models because of their widespread use in circuit modelling.
A comprehensive bibliography charting the development of analytical 
and 2-D numerical MESFET models and their use in interpreting 
experimental results is given by Shur41.
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2.4.1 Analytical FET Models
Shockley Model
Shockley gave the first description of FET operation6. He used a 
one-dimensional solution of Poisson’s equation to deduce the thickness of 
the channel (equation 2.4 page 11). A further 1-D analysis related the 
channel thickness along the channel to the drain bias. It assumed that the bias 
of the gate junction and thus channel thickness only varies gradually from 
source to drain (the channel height decreasing linearly towards the drain). 
This is the "gradual channel" approximation.
Shockley’s theory is unable to describe short-channel FETs for several 
reasons.
a) It assumes that the transverse electric field applied by the gate is 
smaller than and independent of the longitudinal field, E.
b) The gradual channel approximation is only valid for FETs with large 
channel length/height, L/h aspect ratios. In short-channel devices the shape 
of the depletion region is distorted away from the gate (see page 36) and is 
qualitatively shown in Fig. 2.2 (page 51). Many other consequences of the 
2-dimensionality of the channel field cannot be predicted by the model.
c) In the Shockley model, current saturation is caused by pinch-off of 
the channel. The theory is not valid beyond pinch-off (either for decreasing 
Vg or increasing V^) because this would imply a non-gradual channel. Part of 
this deficiency is that it does not deal with carrier drift velocity saturation 
effects; the model assumes that the drift velocity is proportional to electric 
field. In the model, at the pinch-off point the channel height becomes zero, 
and the carrier velocity must become infinite to sustain the "saturated" value 
of drain current.
Further Development of the Shockley Model
Early developments of the Shockley model are covered in a detailed 
review by Yang42. The general improvements to the model were;
a) consideration of the shape of the JFET junction and its depletion 
region43. The treatment was just an extension of Shockley’s model to 
non-parallel gate electrodes, with some discussion of velocity saturation. The 
diffused gate junction and therefore its depletion region were approximated 
as semicylindrical.
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The transition from each depletion region to the conductive channel 
occurs over a finite distance. This distance is the smallest which can remain 
non-neutral, without causing a large potential difference. This condition is 
satisfied by the extrinsic Debye length, given by
= zUT/q N D (2.50)
b) interpretation of current saturation as being the result of a finite 
channel width at the drain end of the gate44’43’45,46. However, this still left the 
models invalid for Vds beyond current saturation.
c) the introduction of two47,48 or three49 regions in the channel, each 
region operating on a different portion of a simplified velocity/field 
relationship. This allowed the model to be valid for Vds beyond current 
saturation.
These modifications to the Shockley model gave good agreement with 
measured data, particularly in long-channel FETs. However, the approach is 
still inadequate for short-channel FETs, as is discussed below, at the 
beginning of section 2.4.2.
SPICE Models
The models described so far can roughly predict device characteristics, 
but for practical device simulation a more flexible approach can be adopted. 
By leaving behind some physics and relying on a heuristic function whose 
parameters can be extracted from real device characteristics, fast compact 
models for circuit simulations can be derived. The resulting empirical 
models have no physical basis, except the functional form is in agreement 
with measured data.
Simulation Program for Integrated Circuit Emulation (SPICE) is 
widely used for the application suggested by its name. SPICE was originally 
developed at the University of California, Berkley50 and was released into 
the public domain. The program initially supported only Si device models, 
but has gained GaAs JFET and MESFET models, also capacitance and 
temperature dependent models are included. The first SPICE MESFET 
model was developed by Curtice51 and the drain characteristic is described
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by;
= sat^ +  ^sKls) tanb (a sKls^ (2 .51)
sal =  PsCVg - VT)2 (2 .52)
The hyperbolic tangent function was chosen purely because it 
resembles the real device characteristics and can easily be scaled. The initial 
linear slope is determined by as which represents the low field channel 
conductance. The saturated current is determined by the quadratic equation 
scaled by a gain, ps. The factor Xs introduces a linear output conductance. 
The square law behaviour of /d sat comes directly from Shockley’s theory.
The model has been modified52 for a cubic dependence of /d sat and 
more recently53 a transition from square law to square root behaviour of /d sat 
with Vg has been achieved with an interpolation formula, giving a better fit to 
measured data. At the same time, the computationally intensive tanh function 
is replaced with a simple polynomial.
Other versions of SPICE have been developed and used for simulation 
of GaAs logic circuits54’31. These models have been modified in order 
accurately to predict MESFET behaviour over a range of operating 
conditions, for instance using DIBL to predict sub-threshold current.
2.4.2 2-D Numerical Analysis
All of the closed form analytical derivations of Shockley’s theory only 
successfully predict long-channel device characteristics. In short-channel 
FETs, the assumption that the longitudinal and transverse fields are 
independent breaks down. Closed form 2-D solutions of Poisson’s equation 
cannot be found for FET structures. It is impractical to incorporate physical 
information such as spatial and temporal variation of velocity and fields, 
position of shallow donor and deep level concentrations, precise device 
geometry and free surface state densities. Numerical analysis of FETs is 
based on computer solutions of simultaneous, non-linear partial differential 
equations which govern the carrier distribution in the semiconductor, with 
the application of the relevant boundary conditions.
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Drift-Diffusion Models
The first application of numerical analysis to a FET by Kennedy and 
O’Brien55 used the drift-diffusion approximation. For electrons the 
associated phenomenological semiconductor equations are
Poisson’s Equation
V.E = — (Nd - n) (2.53)e
E = - Vy (2.54)
current transport (drift-diffusion)
J  = qnyE + qDVn (2.55)
current continuity
^  = - I  V.J - R (2.56)
dt q
The approach was later applied to short-channel FETs. As well as 
confirmation of the strongly 2-D nature of the problem and that current 
saturation was caused by velocity saturation, useful physical results have 
emerged from simulations of long and short-channel FETs that were not 
apparent from the analytical approaches:
a) Kennedy and O’Brien found that velocity saturation (in Si, where 
unlike GaAs there is no velocity dropback with increasing electric field 
strength) and current continuity combine to produce regions of carrier 
accumulation and depletion (a domain) in the pinched-off part of the 
channel. In saturation, most of the drain voltage is dropped across this 
domain. This effect was found to redistribute the gate depletion region, and 
was most prominent in short-channel devices.
b) There is a significant current flowing through the substrate56 giving 
rise to output conductance, gd. At the active layer/substrate interface, carrier 
diffusion into the substrate generates an opposing electric field and 
equilibrium is reached. The transverse component of the 2-D channel field 
can overcome this diffusion field and force carriers into the substrate. This 
current is enhanced by punch-through of the drain field through the substrate 
towards the source57, giving rise to large gd. The punch-through can also
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increase gd in devices with no substrate. Obviously the punch-through is 
most significant for short-channel devices, as the spatial separation between 
drain and source is less.
c) An output conductance independent of substrate current can result 
from rotation of the saturated electron velocity vector towards the drain with 
increasing Fds58. The velocity vector follows from the transverse and 
longitudinal components of the electric field from Vg and Vds respectively.
d), As electrons enter the high (above Ec) longitudinal field under the 
gate, they transfer to the satellite valleys and their velocity drops back, so 
accumulation occurs in addition to velocity saturation. The accumulation is 
accompanied by a depletion nearer the drain where the field is lower and 
electrons accelerate away. The dipole field associated with the resulting 
domain further strengthens the longitudinal channel field so reinforcing the 
transfer effect.
Enhancement of the dipole field strength at large Vds, in particular its 
transverse component, resulting in a widening of the saturated channel, has 
been suggested59 as an explanation of large linear gd in short-channel 
MESFETs. An earlier analytical model60 had also emphasised the role of the 
domain in controlling saturation.
2-D numerical drift-diffusion models have predicted that the domain 
will cause negative output conductance in the drain current/voltage 
characteristic of a short-channel GaAs device at small ydg61’62*63. This has 
been confirmed by observations of Gunn domains and Gunn oscillations in 
MESFETs64’65’66. However, this effect is supressed by substrate current63, and 
high doping of the active layer.
e) Wada and Frey62 concluded that the abruptness of the gate depletion 
region, and hence its capacitance, Cgs, are determined by the diffusivity 
which is anisotropic with respect to electric field. At the depletion edge their 
model gave n increasing as a cosine function rather than a step function.
They also found that pinch-off becomes softer because of 
punch-through of the drain field through the channel to the source. The 
punch-through is facilitated by the "shorting-out" of the high field domain in 
the channel by the substrate current.
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Hot Electron Effects and Monte Carlo Simulations
A hot electron effect of considerable importance for FET performance 
is velocity overshoot67. When the energy relaxation time is larger than the 
momentum relaxation time, electrons in high fields accelerate to a high 
velocity before many scattering events have had time to occur. The 
equilibrium distribution is not reached and the average velocity may exceed 
the equilibrium values of saturation and even peak velocity. In GaAs, 
momentum relaxation, and therefore overshoot, are dominated by the 
scattering time into satellite valleys68. The possibility for overshoot of 
electrons accelerating in the central r  valley is enhanced by the reduced 
efficiency of the dominant longitudinal polar optical phonon scattering 
mechanism as the electron energy rises above O.leV on its way to the 0.3eV 
needed for transfer to the L valley69.
1 '.\t'
When time scale becomes much shorter than the momentum relaxationA
time, and no scattering events occur, the transport is described as ballistic70. 
The very short time scale of ballistic transport means that the average 
velocity may still be smaller than equilibrium values.
The standard drift-diffusion approximation is inadequate for describing 
hot electron effects such as velocity overshoot. It assumes that the electron 
distribution remains close to equilibrium. That is, electrons have the same 
temperature as the lattice, an instantaneous response to the electric field, and 
that the mobility and diffusion coefficients are functions only of the local 
electric field.
The drift-diffusion model has been modified by Shur71 to take into 
account energy and momentum relaxation effects. In such models the 
drift-diffusion terms in equation 2.55 (page 31) are replaced with energy and 
momentum conservation equations derived from the Boltzmann transport 
equation72. The important parameters introduced in these equations, along 
with the electron energy and velocity, are energy and momentum relaxation 
times.
Shur’s model predicted that velocity overshoot will increase veff as 
gate-length is reduced below 1pm. This results in an increase o f /T above the 
value expected from equation 2.47 (page 25). Shur also found that veff and/T 
would be decreased in the (realistic) case of a non-uniform channel field, as 
the overshoot would only be achieved in a small part of the channel. Other
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2-D hot electron models have been applied to sub-micron MESFETs. Curtice 
and Yun73 found that overshoot increases gm, f T and / dss (7d sal for Vg = 0) but 
has no effect on VT and COI. Snowdon and Loret’s hot-electron model741 gs
predicted a thicker channel at the drain end of the gate in comparison to a 
standard drift-diffusion model. The hot electrons travel further up the 
potential barrier at the top of the channel towards the gate. An explanation 
can be found by using Boltzmann statistics (in the high-energy tail of the 
Fermi distribution)
n = Ncb exp[(EF - ECB) / kBTc] (2.57)
where NCB is the effective density of states in the conduction band, EF 
is the Fermi level energy, ZsCB is the energy of the bottom of the conduction 
band and Te is the electron temperature. This equation tells us that as the 
electron temperature increases, the electron density also increases. At the 
source end of the channel, where the electron temperature is low, the channel 
is again thicker in the hot-electron model, with a larger current density. This 
was attributed to the large electron temperature gradient in this part of the 
channel. As the gate-length was reduced from 0.5 to 0.3pm the temperature 
gradient increased and the steepest part shifted towards the source. The 
increased carrier density arising from both of these mechanisms increases the 
drain current, leading to increased gd and a negative shift in VT. Thus 
Snowden and Loret concluded that velocity overshoot is not the only 
important hot-electron effect to be considered in short gate-length 
MESFET’s.
Quasi 2-D hot-electron models have been developed, for example by 
Camez et al.15 and Snowdon and Pantoja76 that assume a constant transverse 
field throughout the device, but keep the 2-dimensionality by using 2-D 
models for the geometry of the gate, surface and substrate depletion regions. 
The field dependence of the velocity is incorporated by using Monte Carlo 
calculated data. The quasi 2-D approach can yield a 3 orders of magnitude 
increase of simulation speed over full 2-D analyses, even including 
relaxation effects. The model of Camez et al. demonstrated an increase in g& m
and f T when taking overshoot effects into account. The same model was later 
used to study the effect of high channel doping concentration77 on 
short-channel effects. It was found that high channel doping accompanied by 
a reduction of channel thickness reduces detrimental effects such as VT shift, 
and high gd, while increasing the performance via gm and/T.
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Monte Carlo simulation is a numerical method for solving the 
Boltzmann equation which offers a more complete consideration of 
scattering phenomena. The electron motion in k-space is simulated with 
periods of acceleration influenced by the electric field interrupted randomly 
by scattering processes with weighted probabilities. Monte Carlo simulation 
has been used to study bulk effects in GaAs, such as velocity saturation78. 
The Monte Carlo method has been applied to MESFETs with short channels. 
Maloney and Frey79 and also Yoshii et al.m performed simulations predicting 
increased f T arising from velocity overshoot. Awano et al,81 predicted very 
high gm and /dss, at the cost of large gd and poor pinch-off, with electrons 
travelling almost ballistically. Al-Mudares82 predicted an increase in gm and 
/ T caused by overshoot, however, substrate current was found to reduce 
overshoot, so the benefit of a reduction in gate length is eliminated.
One significant result from the Monte Carlo simulation of a FET is that 
transverse fields can reduce the low field mobility and saturation velocity of 
carriers in the channel83’84. In open channel FET operation, transverse fields 
occur near the gate depletion and buffer layer interface regions. Large 
transverse fields can also emerge from the positive ionised donors in the gate 
depletion region extension towards the drain69. This effect may lead to a 
suppression of velocity overshoot effects in FETs.
High active layer doping can also reduce the low field mobility of the 
channel because of the increased ionised impurity scattering. Because this 
scattering is elastic, the critical field for velocity saturation Ec remains 
constant, and the result of higher doping is a reduced peak velocity85. The 
saturation velocity at high fields is unchanged by doping because it is 
governed by deformation potential scattering and by energy loss to polar 
optical phonons in the L valleys. Another consequence of high doping 
related to the low field mobility degradation is a reduction in velocity 
overshoot82.
The conclusions of the hot electron studies are;
a) Velocity overshoot in short-channel devices may result in higher 
effective velocities, shorter transit times, and therefore higher values o f/T.
b) An increasing electron temperature gradient with reduced 
channel-length enhances the current density, and therefore gm.
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c) Hot electrons can widen the channel by climbing the confining 
potential walls near both the gate and substrate interface. This current 
reduces gm and increases gd.
d) Transverse fields in the FET channel can degrade carrier transport 
by reducing low field mobility and saturation velocity, this may have a 
detrimental effect on velocity overshoot.
e) Highly doped, thin active layers can reduce VT shift and gd and 
increase gm and / T. However, high doping reduces the low field mobility, 
peak velocity and the influence of the velocity overshoot effect.
2.5 Summary of Short-Channel Effects
The important issues concerning short-channel devices can be 
summarised;
a) A dipole can form in the channel, caused by current crowding and 
velocity dropback. Most of the longitudinal field is dropped across this 
region. The high longitudinal field ensures velocity saturation in the channel. 
In a short-channel FET, substrate current shorts out the dipole, so giving a 
reduced longitudinal channel field strength.
b) Output conductance, gd and a corresponding threshold voltage shift
can arise from several mechanisms;
i) currents in the substrate and gate depletion region, enhanced 
by electron heating
ii) velocity vector rotation
iii) drain influence over the transverse dimension of the channel 
dipole.
c) Punch-through of the drain field at large Vds is prominent in
short-channels and can result in;
i) an increase in saturated channel current
ii) an increase in substrate current
iii) an increase in subthreshold current via DIBL
iv) soft pinchoff and threshold voltage shift
d) The channel geometry is modified by;
i) a larger potential difference between the gate and drain at the 
drain end of the gate for large Vds, thus extending the depletion 
region towards the drain
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ii) fringing of the transverse electric field at each end of the gate, 
resulting in increased Cgs and reduced VT and gm (thus also/T)
iii) widening of the channel by hot-electrons which reduces gm, 
increases gd, and decreases VT.
iv) the contribution of the surface potential near each end of the 
gate, being more significant in a shorter channel
v) the field of the dipole formed in the channel
vi) depletion edge transition is over a finite distance governed by 
the Debye length and diffusion. This results in a softer pinchoff
and an increase of C .gs
e) Velocity overshoot and an increased electron temperature gradient 
are predicted to increase performance via / T in short-channel FETs. 
The large electron temperature gradient increases the current density in 
the channel, thus increasing gm and reducing VT
f) The total electron transit time, x can become dominated by channel 
charging delay, xr and drain delay, xd in a short-channel FET, thus 
reducing performance v ia /T.
g) Transverse fields in the FET channel can degrade carrier transport 
by reducing low field mobility and saturation velocity, this may have a 
detrimental effect on velocity overshoot.
h) Highly doped, thin active layers can reduce detrimental 
short-channel effects and improve performance. However, high doping 
reduces the low field mobility, peak velocity and the influence of the 
velocity overshoot effect.
2.6 Technological Scaling Effects
2.6.1 Active/Buffer Layer Interface
The performance of the GaAs MESFET is limited by effects related to 
the interface between the active layer and the insulating buffer/substrate. The 
short-channel MESFET needs a buffer layer to prevent substrate conduction 
and provide a high quality active layer interface for low noise operation86. 
Phenomena which impair performance are;
a) A space charge limited buffer/substrate current leading to poor 
pinch-off characteristics, degraded transconductance, parasitic output 
conductance, increased RF noise figure and poor frequency response87.
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b) Deep level traps (impurities and defects centres) at the interface, 
originating in the semiinsulating substrate material88 lead to premature 
output power saturation89’90 and increased noise figure91. Scattering from 
these deep traps reduces the mobility near pinchoff92. The mobility 
degradation has also been attributed to enhanced compensation of donor 
atoms from the diffusion of Cr acceptors into the channel layer93-94, reduced 
screening of ionised impurity scattering because of the reduced local carrier 
concentration95’96, scattering from the steep channel walls97, and in short 
channel FETs a non-uniform mobility degradation along the channel arising 
from variations in the electric field strength at the interface98.
c) Backgating, where a voltage applied to the substrate or an adjacent 
contact pad modulates the drain current. There is a finite depletion region in 
the active layer at interface. This is caused by a negative charge 
accumulation at the interface arising from the deep traps (including EL(2)94) 
at the interface and in the substrate99’100. It is the width of the interface 
depletion layer which is modulated and decreases the width of the 
conducting channel. Backgating has adverse effects on the saturated channel 
dimensions and Rs and Rd which have a strong effect on the performance of 
GaAs circuits101.
d) Hysteresis in the DC output characteristics, which is caused by field 
sensitive ionization centres, defects and traps at the interface102.
2.6.2 AlGaAs Buffer Layers
Some of the above problems can be remedied by the introduction of a 
high resistivity GaAs buffer layer102. It was suggested by Barrera103 that a 
heterojunction interface with an AlGaAs buffer layer under the n-GaAs 
active layer could provide better electron confinement.
An AlGaAs buffer reduces output conductance. The reduced electron 
diffusion into the buffer because of the large conduction band discontinuity 
at the GaAs/AlGaAs interface results in a large diffusion field confining 
carriers in the active layer. Also, the conduction band discontinuity 
( a £ c b  ~ 0.24eV greater for a GaAs/Al03Ga07As interface compared to a 
GaAs/GaAs interface) acts as a barrier to real space transfer of carriers into 
the buffer, which becomes apparent especially near pinch-off in short gate 
length devices.
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In addition the electron saturation velocity in AlGaAs is lower than 
that in GaAs, thus further reducing the effect of carriers injected into the 
buffer. In the indirect band-gap region (for Al mole fractions greater than 
0.45) the saturation velocity is reduced by a factor of more than 8. This is 
because of the higher effective masses in the X and L valleys and intervalley 
scattering. MBE grown AlGaAs also has a higher resistivity than GaAs and 
thus allows a higher source-drain breakdown voltage.
An improvement in gm, gd and pinchoff with an AlGaAs buffer has 
been predicted using 2-D drift-diffusion model104 and Monte Carlo 
simulation82. The results of a further Monte Carlo simulation of the devices 
fabricated in this work are given in chapter 4-. An AlGaAs buffer should also 
be expected to increase the AT-value (equation 2.12 page 12), because of the 
better carrier confinement in the channel near pinch-off.
The first GaAs/AlGaAs heterojunction (AlGaAs buffer) MESFETs 
were fabricated on layers grown using metal-organic vapour phase epitaxy 
(MOVPE)105, liquid phase epitaxy (LPE)106 and metal-organic chemical 
vapour deposition (MOCVD)107. These devices showed improved control of 
hysteresis, backgating and carrier confinement.
High performance microwave MESFETs have been fabricated on 
MOCVD108 and MOVPE109 grown layers and the effect of the Al mole 
fraction on transconductance was studied on MOVPE layers110 finding a 
peak in gm for an Al0 2Gag 8As buffer.
Molecular beam epitaxy (MBE) is well suited to the growth of 
heterostructures because it allows precise control of doping, thickness and 
composition. However, the electrical properties and morphology of the MBE 
grown GaAs/AlGaAs interface (GaAs on AlGaAs) are strongly dependent on 
the substrate temperature during growth of the buffer111-112 (because of the 
relatively small surface mobility of the Al species and incorporation of 
oxygen from background ambient species such as HzO and CO). This was 
seen in subsequent MBE growth of AlGaAs buffer MESFETs113-114-115 which 
showed reduced gd compared to GaAs buffer MESFETs, and large gm up to 
pinch-off.
A thin 20nm undoped GaAs smoothing layer grown between the 
AlGaAs buffer and n-GaAs active layer was found to reduce greatly the 
sensitivity of interface quality to growth temperature116.
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The growth control of MBE allowed a comparison of the microwave 
performance of MESFETs with a GaAs buffer and AlGaAs buffers with 
abrupt, alloy graded and (3 period) superlattice (SL) graded interfaces117. 
The work concluded that the SL graded buffer gave a slight improvement in 
the microwave performance of a 1pm gate-length device. The same devices 
showed a significant reduction in backgating118 arising from a reduction of 
interface traps compared to the abrupt and graded alloy devices.
The GaAs/AlGaAs superlattice buffer has been used to improve on the 
poor quality of the inverse interface with GaAs grown on thick AlGaAs. The 
SL buffer was found to improve MBE grown quantum wells and inverted 
MODFET structures119. The SL buffer (12 periods of 50nm GaAs and 50nm 
Al03Ga07As) was applied to GaAs microwave device fabrication using 
MBE120 and was compared with GaAs and AlGaAs bulk buffers. Material 
characterisation included DLTS and PL which revealed Fe (hole) and EL(2) 
(electron) traps in the active layer grown on the AlGaAs bulk buffer. These 
traps were found in less concentration in the active layer grown on the SL 
buffer.
Subsequently a study was made of persistent conductivity in 
MESFETs with a SL buffer121 (100 periods of 3nm GaAs and 27nm 
Al03Ga07As, i.e. thin GaAs layers). The work concluded that carriers were 
de-trapping from deep levels in the AlGaAs structure under the influence of 
light and transverse electric fields. These effects have also been observed 
early in this work in MESFETs with a bulk A l^G a^A s buffer. A study of 
surface morphology recovery of AlGaAs during MBE growth using 
reflection high-energy electron diffraction (RHEED) led to a scheme of 
growth interruptions (with a GaAs monolayer grown at each interruption) for 
improving the inverted GaAs/AlGaAs interface122 in an inverted MODFET 
structure.
The MBE grown bulk AlGaAs buffer has continued to be used in 
MESFETs with devices reported with high unity gain cut-off frequency123, 
very high transconductance124 (with an Al07Ga03As buffer) and with high 
performance as power devices125.
Recently, a new MBE bulk GaAs buffer grown with a low substrate 
temperature (200C) has been reported126. This very high resistivity buffer 
totally eliminates backgating and increases the output resistance, isolation
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breakdown voltage and source-drain breakdown voltage. The low 
temperature buffer has been shown to provide immunity to many of the 
backgating effects encountered in digital and analog GaAs circuits127. It has 
been used to make 0.2pm gate-length MESFETs immune to backgating with 
an / T of 80GHz and gm of 600mS/mm, and circuits with a 22GHz clock 
rate128. A low temperature AlInAs buffer has been used for fabrication of 
AlInAs/GalnAs pseudomorphic MODFETs displaying no backgating, gm of 
880mS/mm and very high voltage gain, Av of 150129.
2.6.3 p-GaAs Buffer Layers
A p-type GaAs buffer layer will yield a large conduction band 
discontinuity and therefore good carrier confinement. The lack of MBE 
growth problems compared to an AlGaAs buffer, and alternatively the ability 
to implant the p-layer in an ion-implanted process, make p-buffers a 
promising technology. However, in order to prevent hole conduction in the 
p-layer, it has to be made so thin that it is fully depleted, thus reducing the 
effective barrier height. Short-channel (lOOnm gate-length) MESFETs have 
been fabricated on MBE layers with a p-buffer130. However, the p-buffer led 
to a form of breakdown at large Vds originating from a parasitic bipolar 
transistor action at the n-p active/buffer interface. Electron-hole pair 
generation arising from impact ionisation in the high field region of the 
channel was found to be responsible for this effect.
2.6.4 High Doping Effects
A thin, highly doped active layer is an important technological route to 
reducing short-channel effects. This allows a large length to height, L/h 
channel aspect ratio even for a short gate-length, because the gate depletion 
region is so much smaller. The channel aspect ratio should be large to avoid 
the short-channel effect of punch-through. The high doping also increases the 
channel conductivity and gm in the saturation range. However, high doping 
reduces the low field mobility, peak velocity and the influence of the 
velocity overshoot effect (see section on Monte Carlo simulation in section
2.4.2 page 35).
A highly doped active layer will reduce the surface and interface 
depletion thickness (see Fig. 2.2 page 51), thus reducing R% and Rd. Further 
reduction in Rs and Rd may come from lower resistance ohmic contacts to 
higher doped active layers.
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The high doping approach has been validated by Daembkes et al?1 and 
Lee et al.m  through hot electron 2-D modelling and fabrication of 
MESFETs which had reduced short-channel effects and high gm.
A recent paper proposed a modification of the v/E characteristic used 
previously in a development of the Shockley model46 so that 
v oc AD1/3/(1019cm'3). This simplistic approach was claimed to simulate the 
effect of overshoot, but it showed some correlation to the previous results of 
Daembkes et al. and Lee et al.
One problem of the high active layer doping is the reduction of the 
height and thickness of the gate Schottky diode barrier. The reduced barrier 
height, § leads to an increased forward bias current and therefore a smaller 
usable voltage swing on the gate. In reverse bias the thin, low barrier allows 
a tunnelling current131 (see equation 2.38 page 22) which is one of the main 
components of the sub-threshold leakage current. The Schottky barrier may 
also be lowered by field enhancement at the ends of the gate132.
2.6.5 Surface Effects
The free semiconductor surfaces in FETs have a large effect on the 
charge control mechanism. The surface potential is strongly affected by 
Fermi level pinning by a large density of surface states. The surface potential 
is thus a function of the applied electrode potentials and the charging 
characteristics of the interface states.
Surface depletion increases Rs and Rd, particularly in a thin active 
layer, and the extrinsic gm will therefore be reduced (equation 2.16 page 13). 
Consequently, the microwave performance may be degraded as the noise 
figure and associated gain are highly dependent on these parasitic elements.
The effect of the free surface charge modulation in a MESFET was 
considered by Chen and Wise133. They treated the free surface between gate 
and drain as a parasitic MESFET with an effective (surface) gate bias 
linearly related to the gate and drain biases. The Curtice model (equations 
2.51 and 2.52 on page 30) was applied to the simple two FET circuit. 
Alternatively, a single expression comprised of equation 2.51 multiplied by 
an empirical function of Vg and VT was used. They found that the effect of 
the parasitic FET becomes more significant when the gate potential, <J> is 
close to zero and the depth of the surface depletion approaches or is larger 
than the gate depletion depth. This condition is easily satisfied in a
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short-channel FET with a low VBi resulting from a high doping and high gate 
bias (approaching and above 0). The result is a compression of gm under 
exactly the optimum operating conditions of a scaled MESFET.
The channel region in a short-channel MESFET extends beyond the 
gate, where hot electrons will be injected into the surface depletion as well as 
the buffer, thus a deep surface depletion will give a larger gd. This argument 
reveals another benefit of high doping of the active layer, which produces a 
shallower surface depletion and gives a steeper confining potential barrier to 
hot electrons.
Such a barrier at the surface has been provided by a light p-type 
implant into the source-gate and gate-drain surface134, resulting in a reduced 
gd with no effect on VT. However a detrimental consequence was increased 
parasitic access resistances Rs and Rd.
A 2-D hot-electron drift-diffusion model was used to study the effects 
of surface depletion on MESFET performance135. It was found that the 
surface depletion extended between the source and drain, the hot electrons 
and high field domain moved towards the drain, and carrier injection into the 
buffer layer was reduced because of the smoothing out of the longitudinal 
electric field in the channel.
Ladbrooke and Blight136 constructed an analytical model to explain gm 
dispersion in MESFETs in the frequency range up to a few tens of MHz. The 
model correlated well with measured gm dispersion, with gm falling to a 
constant value at frequencies higher than the characteristic charging 
frequency of the surface states. A gate recess was found to reduce gm 
dispersion, as was a longer Lg as a proportion of the source-drain gap.
2.7 Short Gate-Length MESFETs
This section will review the reports of short gate-length (sub 0.5pm) 
MESFET fabrication and performance at DC and high frequency.
In 1982 Chao et al,137 reported a comparison between 1.2pm and 
0.2pm gate-length MESFETs. With reduced gate-length, they found typical 
short-channel effects; only a small increase in gm, soft pinch-off, a negative 
VT shift, and increased gd near pinch-off.
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Patrick et al.20 brought the gate-length down to 55nm on a vapour 
phase epitaxy (VPE) grown layer, saw similar effects, and observed saturated 
punch-through current (see page 15).
Jaeckel et a/.138, made ion-implanted MESFETs with gate-lengths 
down to lOOnm. They saw saturated punch-through current, no large increase 
in gm, and a negative VT shift. A linear scaling of Cgs139 (measured from 
S-parameters from 1 to 4GHz), allowed them to calculate a n /Ti of 80Ghz for 
a 330nm device (from equation 2.44 page 24). A vsat of 1.5xl07cm/s (from 
equation 2.46) is about the same as bulk GaAs, so gave no evidence of 
velocity overshoot. The same group started using MBE grown structures for 
MESFET fabrication140. A thin (75nm), highly doped (9xl017/cm3) active 
layer was used on a fully depleted p-type GaAs buffer. 0.5pm gate-length 
devices showed a high gm of 400mS/mm, a K'-value of 580mS/Vmm141’142 
and an /Ti of 105GHz.
Bernstein and Ferry fabricated MESFETs with gate-lengths down to 
25nm on MBE grown layers143’144 with a GaAs buffer. However, electrical 
characterisation was possible only for gate-lengths of 35nm and over. The 
active layer doping was 2.0xl017/cm3, its thickness was 180nm, and some 
gates were recessed to give an estimated channel thickness of 145nm. 
Therefore neither the channel doping nor the L/h ratio were at all optimised 
for short-channel operation. Consequently the devices showed very poor 
performance with a maximum gm of 85mS/mm. The short-channel effect of 
punch-through was clearly visible. There was no possibility of useful high 
frequency operation, as the gate pad was on the active mesa and surrounded 
by (also not isolated from) the source, thus causing very large parasitic 
capacitances. The gate was fed by a long, thin, and therefore highly inductive 
wire. Bernstein and Ferry claimed to observe velocity overshoot. The only 
evidence presented was one 35nm device with a gm of 105mS/mm, compared 
to around 70mS/mm for 45-70nm gate-lengths.
More evidence of overshoot was provided from the same group by 
Ryan et al.145 by DC measurements of 30 to 75nm gate-length MESFETs 
with active layer doping of 2xl017 and 1.5xl018/cm3. However, the high 
frequency results were presented to show no evidence of overshoot.
Of all the gm data presented, the highest value is llOmS/mm. In both 
the high and low doped channel devices, a fall in gm is observed as Lg is 
reduced from 75 to 55nm, but from 40 to 30nm it rises to its maximum 
values. Values of vsal were calculated from the saturation current and an
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equation due to Hauser43 similar to equation 2.9 (page 11), but with 
<|> replaced by Vds - Vg in the channel opening factor. This approach 
completely ignores the complex, two dimensional nature of the factors which 
shape the channel opening as the gate-length is reduced, for example the 
buffer layer current. However, the vsat results agreed well with simple 
hot-electron computer simulations. They concluded that their DC results 
demonstrated that velocity overshoot was occurring, and furthermore, as the 
gate length was reduced beyond about 37nm, the near ballistic transport 
reduced the average velocity and therefore the effect of the overshoot.
The high frequency measurements of Ryan et al., however, did not 
indicate that velocity overshoot was occurring. S-parameter measurements 
were performed on MESFETs with gate-lengths down to 37.5nm from 2 to 
20GHz using an HP network analyser and Cascade Microtech on-wafer 
probes. No reference was made to calibration of the S-parameter 
measurements. / T was measured by extrapolating lh21l at less than 
6dB/octave, thus giving exaggerated values of / T compared to using 
6dB/octave roll-off. In fact, the graph showing the lh211 versu s/h as  a line 
drawn on it labelled 6dB/octave, which is not a 6dB/octave line when 
measured using the scales provided. The observed roll-off of less than 
6dB/octave is probably caused by parasitic capacitances or inductances146. 
Assuming that the devices of Ryan et al. are fabricated to the same design as 
Bernstein and Ferry’s, as is indicated by from inspection of the electron 
micrographs presented, then the origin of such parasitics are obvious as 
discussed above.
On a plot of In Lg versus In / T, a straight line was drawn through the 
best measured data. The slope of the line combined with equation 2.46 (page 
25) yielded a vsal of 8.6xl06cm/s. Such a method of determining vsat is in error 
on two counts;
1) because equation 2.43 implies th a t/Ti must be extrapolated from a 
roll-off of lh21l at 6dB/octave, if the relationship 2.46 is valid, and
2) because the slope of the line was not 45° with the axes drawn to the 
same scale, as required by the inverse proportionality of f Tl and Lg in 
equation 2.46.
Nevertheless, the devices showed high values of lh21l at the 
measurement frequencies, and for the 35nm gate-length device / T obtained 
from lh21l extrapolated at 6dB/octave is still over 150GHz. Despite their
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statement that the high frequency results did not reveal overshoot, Ryan et al. 
explained the relatively poor/T values of the shortest gate-length by the same 
mechanism of near ballistic transport.
One can conclude from the work of Bernstein, Ferry, Ryan and 
co-workers that DC measurements of saturation current combined with a 
modified Shockley model can indicate velocity overshoot. However, in this 
work, no evidence of velocity overshoot has been found for similar devices, 
but with much larger transconductances. The analysis that Ryan et al. 
presented of the high frequency results is incorrect. In any case, the high 
frequency results do not indicate that velocity overshoot is a dominant carrier 
transport mechanism, which concurs with the results of this work.
These factors indicate that the overshoot reported at DC by Ryan et al. 
is an artefact of the assumptions made in the calculation of the velocity.
A more reliable way to extract the effective velocity is by analysis of 
high-frequency measurements as described in section 2.3.3. Optimisation of 
the device geometry to minimise parasitic inductances and capacitances is 
also essential for meaningful high frequency S-parameter measurements.
Short channel-effects (but not velocity overshoot) have been observed 
in other DC studies of short gate-length MESFETs.
MESFETs have been fabricated on highly doped active layers with an 
AlGaAs buffer, and have shown high gm (600mS/mm, ND = 6xl018/cm3, 
Lg = lOOnm123 and 700mS/mm, ND = 3x l018/cm3, Lg = 170nm124), and good 
suppression of gd.
The first sub-lOOnm gate-length MODFET results147 were published 
along side 50 and lOOnm MESFETs which exhibited short-channel effects of 
large gd and saturated punch-through current.
A study of 90 - 640nm gate-length MESFETs148 revealed constant 
(consistent with the velocity saturation model, equation 2.11 page 12), large 
gd, VT shift, and an increase in /dss, as Lg was reduced.
The best high-frequency MESFET results are included Table 2.1.
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2.8 Short Gate-Length MODFETs
The best high frequency performance of short gate-length FETs have 
been demonstrated by modulation-doped FETs (MODFETs)149. Other names 
for this class of device are; selectively-doped heterostructure transistor 
(SDHT), high electron mobility transistor (HEMT), and perhaps the most 
accurate, 2-dimensional electron gas FET (2-DEGFET).
In a n-MODFET a large band-gap donor layer (e.g. AlGaAs) with 
some doping is epitaxially grown next to an undoped smaller band-gap 
channel (sometimes called buffer) layer (e.g. GaAs). Band-bending occurs 
because of the conduction band discontinuity (&ECB ~ 0.2eV), and a potential 
well is formed in the conduction band. Electrons from the donor layer are 
transferred into the well and a 2-dimensional electron gas (2-DEG) forms. 
This 2-DEG is used as the channel in an FET. Refinements can be made to 
the structure such as:
a) Leaving a thin, undoped, large bandgap spacer layer between the 
donors and the well, thus spatially separating the 2-DEG from the donors and 
increasing the 2-DEG mobility.
b) Increasing the depth of the potential well, and therefore the 2-DEG 
carrier concentration, by using a strained layer to increase the bandgap 
discontinuity. This can be achieved with a lattice mismatch between the 
donor and channel layers (e.g. with an AlGaAs donor layer and a GalnAs 
channel). The lattice mismatch gives rise to the name pseudomorphic 
MODFET for such devices. FET performance is improved by the higher 
carrier concentration40 in the deeper well.
c) using an InP substrate to allow the growth of AlInAs/GalnAs 
structure without a significant lattice mismatch to the substrate. This permits 
fabrication of layers without any strain but a large bandgap discontinuity 
( a £ c b  ~ 0.5eV). A pseudomorphic structure with a lattice mismatch at the 
donor/channel layer interface can be achieved by increasing the In 
concentration in the structure. This scheme has yielded the best gm and / T 
results reported to date (see Table 2.1).
d) Putting another wide band-gap layer behind the buffer, thus creating 
a single quantum well (SQW), so confining the carriers closer to the gate. 
Further doping behind (and even inside) the well will increase the carrier 
sheet density in the well, and indeed several wells and donor layers can be 
stacked on top of each other to increase the total current capacity of the FET.
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e) Decreasing the detrimental effects of parallel conduction through the 
donor layer by using delta doping, at the cost of higher access resistance (7?s 
and Rd) to the channel.
MODFETs have been fabricated with a gate-length of 20nm150, using 
an electron beam induced resist technology to define the unrecessed gate. A 
peak in gm was found with an LJa  aspect ratio of 3 (Lg = 200nm). No VT shift 
with reduced gate-length was observed.
MODFETs with gate-lengths down to 50nm have shown poor 
pinch-off147 but high gm (600mS/mm, Lg = lOOnm). MODFETs with 
sub-lOOnm gates fabricated elsewhere148 showed incomplete pinch-off and 
lower gm (400mS/mm).
Most of the work on tenth micron gate-length MODFETs has involved 
high frequency characterisation of devices optimised for millimetre-wave 
performance. An important technological aspect of such devices is the 
reduction of the parasitic Rg by using a T-gate (or mushroom-gate) 
structure151.
The best high-frequency MODFET results are included Table 2.1.
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Table 2.1 Reported high frequency FET performance
MESFETs
active layer doping 8m / t /J max Lg2nfT
and thickness (cnr3,nm) nm mS/mm GHz GHz 107 cm/s
GaAs BUFFER
1524.4xl017, 240 250 260 120
1533xl018, 120 200 1400* 105 100 1.3
154l-2x l018, (ion-implanted) 250 444 120 1.9
155N/A, (ion-implanted) 250 510 126 2.0
2 4x l018, 50 250 540 50 0.8
40 680 150 0.4
1451.5xl018, 50 37.5 85 170 0.4
AlGaAs BUFFER
156N/A, (ion-implanted) 500 410 47 1.5
GalnAs BUFFER
1572xl018, 80 250 900 75 132 1.2
1460*
MODFETS
channel/donor layer 8m / t /J max Lg2nfT
nm mS/mm GHz GHz 107 cm/s
GaAs SUBSTRATE
LATTICE MATCHED (CONVENTIONAL)
t51, t5 8Qa A s/AlGaA s5 100 700 113 0.7
STRAINED (PSEUDOMORPHIC)
159GaInAs/AlGaAsg 150 640 100 350 0.9
1 ^ GalnAs/AlIn As5 120 585 117 125 0.9
161GaInAs/AlGaAss 100 900 150 0.9
162GaIn As/AlGaAsg 80 920 270
163GaInAs/AlGaAss 200 570 122 1.5
InP SUBSTRATE
LATTICE MATCHED
164GaInAs/AlInAs 300 650 80 1.5
165GaInAs/AlInAs 150 450 112 1.1
166GaInAs/AlInAs 100 1000 170 1.1
STRAINED (PSEUDOMORPHIC)
167GaInAs/AlInAs 100 1160 210 1.3
NOTES.
* indicates an intrinsic value lor
# indicates a GalnAs channel, all other MESFETs listed having GaAs channels 
The suffix "5" represents delta doping (clOnm thick)
A
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Figure 2.3 Example M ESFET current/voltage characteristics
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Figure 2.4 Subthreshold potential barrier lowering
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Figure 2.5 M ESFET intrinsic equivalent circuit
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Figure 2.6 M ESFET extrinsic equivalent circuit
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Chapter 3 - Design and Fabrication
3.1 Introduction
This chapter explains the design considerations and fabrication of very 
short gate-length GaAs MESFETs.
The design of the active layer and buffer layer are considered followed 
by discussion of the geometry and processing of each pattern level of the 
MESFET.
A description of the methods of electron beam lithography (EBL) is 
given, covering the electron beam sensitive resists and the electron beam 
writing system. The manual alignment method is described. Enhancements 
to the Electron Beam Scanning System (EBSS) software to facilitate the 
processing of large numbers of devices are detailed, including the automatic 
alignment and focusing procedures.
Finally, the process for fabrication of GaAs MESFET’s. The complete 
sequence of fabrication is presented. The section starts with a description of 
wafer preparation and handling and goes through each level of the process in 
order, including resist preparation, exposure, development, metallisation and 
other steps specific to each level.
3.2 Material Design
3.2.1 Active Layer
The active layer is the main region for carrier transport in the MESFET 
and is therefore has a crucial effect on the device performance. In the devices
of this work, carriers have to travel along the access region in active layer 
before and after reaching the channel, which is generally in the active layer 
also. The parameters over which we have control in the active layer are its
page 57
3. Design and Fabrication
thickness and doping. Indirectly, precautions can be taken to ensure a good 
quality of the epitaxial active layer, by using an appropriate buffer 
underneath.
The active layer thickness and doping affect both the access regions 
and the channel, as was discussed in sections 2.6.4 (page 42) and section 
2.6.5 on high doping and surface effects respectively. The discussions are 
summarised below.
The channel conductivity is increased but the carrier transport (low 
field mobility and velocity overshoot) is degraded by high doping. High 
doping reduces the parasitic series resistances Rs and Rd and so increases the 
extrinsic transconductance.
A large channel aspect ratio is beneficial for reducing short-channel 
effects. The aspect ratio is determined by the active layer thickness and 
doping, but extra control over thickness can be obtained by varying the gate 
recess.
The gate Schottky barrier is lowered and narrowed by high doping so 
increasing gate forward and reverse bias leakage currents.
A 50nm thick GaAs active layer, doped with Si to give 
VD = 3xl018cm~3 had previously been used by Lee et a/.124 for fabrication of 
MESFETs with high transconductance and good suppression of 
short-channel effects with and AlGaAs buffer. Using the depletion 
approximation, the surface depletion depth as a function of ND is given in 
Fig. 3.1 (page 91), assuming that mid-bandgap pinning of the Fermi level 
gives a 0.71V surface potential. Clearly, doping that gives ND of over 
2x l018cnr3 allows an active layer thickness of 50nm with a majority of the 
channel undepleted.
These arguments led to the specification of an active layer 50nm thick 
doped with Si to 3xl018cm'3.
3.2.2 Buffer Layer
The discussions of section 2.6.2 (page 38) and the results of Lee et al. 
led to the decision to use an AlxGal xAs buffer. An aluminium mole fraction, 
x of 0.3 was chosen.
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The conduction band discontinuity at an interface between GaAs and 
AlxGaj xAs reaches a peak at x = 0.45 which was therefore considered the 
upper limit for x for the buffer layer application. At values of x beyond 0.45, 
AlxGalxAs has an indirect band-gap and the discontinuity decreases with 
increasing x168. This is because the minimum energies of the X and L 
conduction band valleys do not rise as rapidly as for the r  valley. The 
crossing point of the energies is at x = 0.45, above which the X valley 
conduction band energy is lowest. Because the layers were grown very soon 
after the commissioning of the Varian Gen II MBE machine, it was most 
convenient to select x = 0.3, which has more relaxed growth conditions over 
higher aluminium mole fractions. The GaAs/Al03Ga07As interface has a 
conduction band discontinuity 0.24eV greater than the GaAs/GaAs case.
3.3 Device Geometry and Process Design
3.3.1 Alignment Marks
The alignment marks allow the accurate superimposition of successive 
pattern levels during the lithography stages of device fabrication.
The alignment mark pattern (Fig. 3.2a page 92) contained a set of marks 
for registration of the isolation and ohmic level alignment and another larger 
set for the pad level. The material name and site number lettering are 
included in the pattern file as @T (to be replaced with the string set by the 
Define Text command in the position file) and @P (replaced with the site 
number at each line in the position file) respectively. Thus "@T #@P" may 
actually be written on the chip as "A76.1 #45" for site number 45 when 
preceded by "DT A76.1" in the position file.
Another pattern was exposed at the top and bottom of the first column 
of device sites. This was the isolation test pattern, a legacy from wet etched 
mesa isolation. It had then been used as a check of the isolation current 
between two pads after mesa etching, but was retained in the dry etched 
mesa process simply as a large feature which allowed the chip orientation to 
be determined by eye.
The alignment mark metallisation was (from the substrate up) 
10/70/20nm Ni/Au/Ni. The first Ni layer was for improving the adhesion of 
the metallisation. The Au layer provided a large secondary electron emission 
when scanned with an electron beam, thus giving good contrast for the
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automatic alignment system. The final Ni layer was a cap which prevented 
sputtering of any exposed metal (the lettering) during the methane/hydrogen 
RIE of the mesa in the isolation level.
3.3.2 Isolation
The MESFET design included a reduced gate-width with shorter 
gate-length to compensate for the larger series gate resistance. This was 
achieved at the isolation level by using mesa widths (i.e. Z/2) of 10, 20, 40, 
60, and 80pm for each group of 100 devices.
The isolation pattern (e.g. Fig. 3.2b page 92) contained a rectangle 
which defines the active region (mesa) of the device. The mesas were 
situated at the left hand side of the source-drain gap to give as small a gate 
resistance from the gate pad to the mesa as possible. Additional rectangles 
cover the alignment marks already on the chip to protect them from the mesa 
etch which was found to roughen the mark surface and interfere with the 
automatic alignment.
The active region was defined using a Metal On Polymer (MOP) 
mask169 and dry etched mesa isolation. A 500nm Ge layer acted as a mask 
protecting the active region of the device from a methane/hydrogen Reactive 
Ion Etch (RIE) through the active layer. The Ge was deposited by lift-off on 
a 200nm layer of polyimide, which enabled removal of the mask after the 
etch (using boiling acetophenone). An oxygen RIE was used to remove the 
polyimide outwith the area of the mask immediately before the 
methane/hydrogen etch.
The Ge layer did not need to be 500nm thick to resist the etch, but such 
a layer had been previously found to be very rigid.
3.3.3 Ohmic Contacts
The function of the ohmic contacts is to provide a path for carriers 
from the external (e.g. measurement) circuitry into and out of the active 
layer. The contacts should have low series resistance up to the 
metal/semiconductor junction and a low resistance at the junction itself. The 
resistance should be constant as a function of applied voltage and current 
(i.e. obeying Ohm’s Law).
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The ohmic contact pattern (Fig. 3.2c page 92) consisted of three main 
features;
a) Source and drain contacts to the active layer. The series source and 
drain access resistances in the active layer were minimised by utilising a 
very small (0.7pm) source-drain spacing.
b) Tracks to connect the source and drain contacts to the subsequently 
defined probing pads, and a track connecting the gate to its pad.
c) Alignment marks for the gate level at both 1250x and 2500x 
magnification.
Additionally small stubs descending from the lower source contact 
were used for focusing at both gate level magnifications.
The Au88Ge12 eutectic has been found to give low resistance contacts 
to n-GaAs170. The metallisation used in this work is based upon a recipe 
optimised in this department by Patrick171.
The ohmic metallisation was optimised for the layers used in this work 
by finding the metal composition with the lowest contact resistance. THis 
was done by annealing each composition at a range of temperatures and 
measuring the contact resistance using a simple transmission line model 
(TLM) method172. The EBL defined pattern for these TLM measurements 
consisted of five 200x100pm blocks with gaps between their long edges of 1, 
2, 4 and 16pm. The resistance across the gaps was measured using an 
HP4145B semiconductor parameter analyser and a four point probe (two 
probes passing current, and two measuring voltage). On a graph of resistance 
versus pad separation, the intercept corresponding to zero separation gave a 
value of twice the contact resistance. The very large aspect ratio of the gaps 
allowed the fringing currents at each end to be ignored.
On each chip containing MESFETs, process control structures were 
used to confirm the successful annealing of the ohmic contacts and provide a 
more accurate measurement of the contact resistance, which eliminated 
current fringing at the ends of the gaps. Fig. 3.3 (page 93) is an electron 
micrograph of the TLM process control structure. The novel design of the 
contact pattern allowed a four point probe across each of the five gaps and 
therefore cancelled out the series resistance of the current paths between the 
measurement instrument and the active contacts. The mesa which defines the 
conducting region of the active layer can be seen in Fig. 3.3 as a feint
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rectangle in the centre of the pattern. TLM measurements using these 
patterns confirms that very low contact resistances were being achieved on 
these highly doped active layers, with values typically less than O.lQmm.
Fig. 3.4 (page 94) shows another process control structure which was 
used to confirm the reproducibility of the ohmic contact series resistance on 
each chip. The meander of ohmic contact metal had a resistance measured 
using a four point probe of about 90 to 100ft after annealing.
3.3.4 Probing Pads
The probing pads were designed to be used with Cascade Microtech 
on-wafer microwave probes, which allow calibration of the S-parameter 
measurements up to the device under test. The probing pad pattern 
(Fig. 3.2d page 92) consists of source (top and bottom), drain (right) and gate 
(left) pads. The pads were configured as coplanar waveguides with a total 
width of 300pm, which is the separation of the on-wafer probe tips, which 
also use a coplanar waveguide (metal tracks on alumina) to give a 50ft 
transmission line down to the device under test. The mark to space ratio of 
the tapered pads was calculated to give coplanar waveguide with a 
characteristic impedance, Z0 of 50ft. The central strip width (S) to gap (HO 
ratio, S/W was calculated numerically as 1.4 using the formula173
Z0 = 3<k[K(*,)/K (*)]/[(er + l ) / 2 ] 1'2 (3.1)
where
k = S / ( S  + 2W) and k* = (1 -£2)1/2 (3.2)
and K(k) is the complete elliptic integral of the first kind. er is the 
relative permittivity of GaAs, here assumed to be 13.1 and independent of 
frequency (it is actually slightly frequency dependent). The formula assumes 
ground planes (source pads) of semi-infinite extent, which is obviously not 
satisfied here, and this may decrease the accuracy of the calculated result.
The pad metallisation was relatively thick gold (300nm) to reduce 
series resistance from the probe tips to the ohmic contacts. A thin Ti layer 
was deposited first to improve adhesion.
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3.3.5 Gate
The metal-semiconductor interface is the most important contact in the 
MESFET. The properties of the contact are largely determined by the metal 
used, with the Schottky barrier height and temperature stability being the 
main considerations. Aluminium has been used as a gate metal on GaAs, but 
problem have been found because of its incompatibility with gold (the 
"purple plague") and under certain circumstances its deformation by 
electromigration. Titanium has been shown to be a useful metal for this 
purpose174, but it suffers from a large resistivity and a tendency to oxidise in 
air.
Therefore Ti was chosen as the metal in contact with the GaAs surface, 
because of the large Schottky diode barrier height it affords, and gold was 
chosen as the top layer to reduce the gate resistance and ensure good 
electrical contact by the subsequent wiring metallisation.
One problem found with the Ti/Au gate metallisation is a degradation 
of barrier height after heat treatment, because of diffusion of Au through the 
Ti and subsequent formation of Au containing compounds at the 
metal-semiconductor interface175,176. In this work, the 180C bake of the final 
wiring level was found to degrade MESFET performance by decreasing gm 
and f j ,  and increasing the gate forward bias leakage current. This problem 
was thereafter avoided by using a 120C bake for the wiring level resist. A 
more satisfactory solution would by the introduction of a platinum or 
palladium diffusion barrier in-between the Ti and Au metals, which has been 
shown to improve the temperature stability of such gate diodes177.
A recessed gate structure was used to increase the extrinsic 
transconductance by decreasing the relative effect of the series source and 
drain access resistances178.
The two main requirements for geometry of the gates in these 
MESFETs are conflicting with respect to the design. The gate-length should 
be short, yet the gate series resistance should be small. The thin resist which 
affords the high resolution for defining the shortest gates (less than lOOnm 
gate-length) does not allow lift-off of more than 50nm thickness of metal, 
which leads to a large gate resistance. In this work the gates with lengths 
greater than lOOnm were defined in a lower resolution resist which allows 
the lift-off of 150nm of metal.
Fig. 3.2e (page 92) shows the gate level pattern.
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3.3.6 Wiring
The wiring level deposits an layer of metal on the area where the gate 
metal crosses onto the gate pad, where failure of step coverage has 
previously been found to massively increase the series gate resistance from 
high frequency measurements of MESFETs179. The step coverage is hindered 
by the undercut of the pad metal by the gate recess etch.
This level is also used to fill in the areas of the probing pads which 
were required to be left uncovered for the gate alignment marks. Another 
function of the pattern is to reinforce (i.e. reduce the series resistance of) the 
ohmic contact metallisation, particularly along the drain contact in-between 
the gates. The ohmic contact metal was necessarily thin because of the need 
for a thin resist at that level for defining the small source-drain gaps with 
high resolution. The wiring pattern is shown in Fig. 3.2f (page 92).
3.4 Electron Beam Lithography
Electron beam lithography (EBL) is a method of defining patterns on a 
substrate using a focused beam of electrons in a high vacuum system. The 
electrons are accelerated to a high energy and their impact changes the 
chemical and physical properties of a thin layer of resist on the substrate. The 
pattern is transferred by selectively removing the exposed (or unexposed) 
resist in a chemical development step.
EBL offers much higher resolution in the patterning of features than 
optical lithography which is currently the semiconductor industry’s standard 
method. The resolution limit of EBL is in the order of lOnm, whereas that of 
optical lithography is in the order of 250nm. EBL allows a very rapid 
turnaround from pattern design to resist exposure, as no mask has to be 
fabricated.
However, EBL exposures are performed serially, one pixel (or block) 
at a time, whereas in optical lithography the exposure of all pattern features 
is performed in parallel over a relatively large field. The result is that even 
with very high exposure data rates (up to 300MHz has been used) and 
sensitive resists, EBL cannot compete with optical lithography in terms of 
exposure throughput.
For this work EBL is essential for the high resolution it affords. The 
fast design turnaround is a bonus.
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3.4.1 Resists
In the context of EBL a resist is used as a medium for transferring a 
pattern onto a substrate by acting as a stencil for deposition or etching. A 
uniform layer of resist is deposited onto the substrate surface. The action of 
exposure by the electron beam allows the selective removal of either the 
exposed resist (in the case of a "positive" resist) or the unexposed resist (in 
the case of a "negative" resist).
PMMA
In this fabrication process all pattern transfer was achieved using a 
positive resist called poly(methyl methacrylate) (PMMA). PMMA is an 
organic polymer consisting of long chain molecules of 
[CH2CCH3COOCH3]n. PMMA of two average molecular weights was used:
85000 molecular weight (from BDH Chemicals Ltd.) and
350000 molecular weight ("Elvacite" from Dupont).
These resists are referred to in the text as "BDH" and "Elvacite".
Deposition
The PMMA was deposited onto the substrate as a thin film. This was 
achieved by dissolving the resist (supplied as a fine white powder) in a 
casting solvent then spin coating the substrate with the solution. The resist 
forms a uniform film and most of the solvent evaporates during spinning. 
The remaining solvent is driven out of the resist by baking at a temperature 
(180C), well above the glass transition point of the PMMA (118C).
The thickness of the film is determined by the viscosity of the solution 
(which depends on the concentration of the PMMA) and the rate of spin. In 
this work the solvent o-xylene is used for dissolving the PMMA in 
concentrations of 4% and 8% by weight of polymer. The exception is the 
probing pad resist where chlorobenzene is used to dissolve 15% by weight of 
polymer yielding a thicker layer than possible using o-xylene. O-xylene is a 
single isomer of xylene. It was found that using mixed isomer xylene yielded 
unreliable solubility and thickness of PMMA. The spin speed was 5000rpm, 
with the exception of the gate level where a thinner was obtained with a 
spin speed of 8000rpm.
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Exposure
A high energy 50keV electron beam was directed onto the resist. This 
primary beam undergoes elastic collisions in the resist, which slightly 
spreads the beam, and in the substrate which causes backscattering into the 
resist over a distance of several microns180. Secondary electrons are 
generated whose inelastic collisions impart energy to the resist causing a 
scission of the polymer chains and a reduction of average molecular weight. 
The molecular weight after exposure reduces with increasing dose measured 
in charge or energy per unit area. This backscattered contribution to the 
exposure gives rise to the proximity effect in EBL180, where the exposure at a 
point is equal to the sum of the exposure distributions from nearby points.
Bilayer Resists
An enhanced undercut profile has been achieved with a PMMA bilayer 
resist181, which has been shown to be excellent for high resolution 
lithography182’183. This scheme uses two layers of PMMA with different 
sensitivities. Lithography and pattern transfer using a PMMA bilayer are 
shown graphically in Fig. 3.5 (page 95). The high sensitivity, low molecular 
weight PMMA is underneath a less sensitive high molecular weight layer. 
This lower layer responds to the laterally broader, lower dose part of the 
incident and backscattered beam. After development, an undercut profile is 
obtained.
There are several benefits of the bilayer resist.
1) The undercut profile facilitates subsequent pattern transfer by 
lift-off.
2) Over-development of the resist has little effect on the undercut 
profile, unlike the profile of a single layer which will be more severely 
affected. Thus the bilayer gives an increase in development latitude.
3) The top layer which defines the pattern is shielded from the 
substrate backscattered electrons by the lower layer. Therefore, another 
advantage of the bilayer can be a reduced proximity effect184.
4) A bilayer resist allows use of exposures just above the critical dose 
for the top layer, which would not lead to a developed undercut in the 
absence of the more sensitive bottom layer. In this way higher resolution can 
be obtained with a bilayer.
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Lift-off
Metal was deposited by evaporation onto the sample. The metal 
adhered to the substrate where the resist had been cleared by development 
and also to the remaining resist. The metal on top of the resist was unwanted 
and was dislodged by removing the underlying resist with a soak in acetone. 
This is called lift-off. The metal in the exposed area should be unaffected by 
lift-off, therefore there should be no physical connection between it and the 
metal on top of the resist. This can be ensured by restricting the thickness of 
the metal to less than about two thirds of the resist thickness and also by 
utilising the undercut profile obtained with a bilayer resist as described 
above.
Resist Characterisation
The two PMMA resists which were used for the bilayers in this process 
were each characterised by Binnie185. Further characterisation was therefore 
limited to exposure tests for each of the patterns used. This involved 
iteratively exposing and developing the patterns and changing the exposure 
doses at each iteration until the optimum exposure for lift-off and correct 
linewidth was achieved.
3.4.2 Electron Beam Writing System
The lithography in this project was performed with a Philips PSEM
500 scanning electron microscope (SEM). The machine has been modified
1
for electron beam lithography as described by Mackie . The PSEM
500 is a general purpose SEM with up to 50kV accelerating voltage, a beam 
diameter (spot size) variable from 1pm down to 8nm, and magnifications 
selectable from 20x up to 80000X. The magnification rather than field size is 
quoted below, this being a more natural parameter to the user of the electron 
beam lithography system. Secondary electrons are detected to form the 
image, although a transmitted electron detector is fitted. The machine has a 
eucentric stage which gives x and y motion in 1pm steps, as well as height 
(z), rotation, and tilt adjustment.
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The modifications for EBL described by Mackie include:
a) external control of the beam deflection coils with Digital to 
Analogue Converters (DACs) being fed data from a digital pattern 
(scan) generator. The 12 bit resolution DACs give 212 = 4096 pixel 
resolution in x and y across the exposure field,
b) external control of the beam blanking, and
c) a manual control of variable magnification (vari-mag.) to allow fine 
adjustment of each of the x and y magnification.
More recent modifications are the addition to the controlling computer 
system of:
a) hardware giving external automated control of the translational stage 
movement.
b) hardware to capture the secondary electron detector video 
(brightness) signal, which when synchronised with the clock of the 
scan generator allows the operation of automatic edge detection and 
alignment.
c) hardware giving external control of the focusing, leading to more 
reliable exposure of the finest features.
d) an IEEE-488 interface to a digital picoammeter for automatic 
electron beam current measurement.
Fig. 3.6 (page 96) shows schematically the current EBL system.
The external control functions have been provided by a succession of 
more powerful computers as they have become available. The single board 
microcomputer was replaced by a CP/M machine. The current system is an 
IBM PC compatible made by Olivetti. Improvements have been made in 
storage media from cassette tape to floppy then hard disks, and software 
development environments from machine code through successive versions 
of the Pascal language.
These advances have resulted in more sophisticated software for 
control of the EBL system and scan generator, larger patterns, and more 
generally, a greater ease of use and throughput of the EBL system.
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Additionally, the pattern design software described by Mackie 
(DESIGN) has been re-written in Pascal to run on IBM PC compatibles and 
considerably enhanced in its capabilities. The pattern files produced with 
DESIGN can now be transferred directly via floppy disk to the EBL system 
controller.
The enhancements made to the EBL system controller software as part 
of this work are described in below.
3.4.3 Electron Beam Scanning Software (EBSS)
The electron beam scanning system (EBSS) is a computer program 
which controls the PSEM 500 electron beam writing system. The main 
function of the software is to direct pattern files to the scan generator of the 
EBL system. Functions have been added to control the repeated patterning 
(step and repeat) across an array of exposure sites (stage positions) and to 
align and focus automatically at each exposure site.
Patterns are transferred to the system as ASCII files containing 
numbers defining rectangle co-ordinates and special functions. The general 
format for the data is four integers separated by spaces, terminated by a 
carriage return.
The format for the simplest pattern element is 
xl yl x2 y2
where each number is an integer in the range 1-4095 and the 
co-ordinate points x l, y l and x2, y2 define the opposite comers of a 
rectangle in the field (xl < x2 and yl < y2). The general format for special 
functions is
0 D F D
where F is the integer defining the function and D are data related to 
that function. Special functions are available for:
F = 0 setting beam dwell time
F = 1 setting the exposure dose per unit area
F = 2 indicating a set of co-ordinates to define a
trapezium pattern element 
F = 4 repeating a group of pattern elements in an array
F = 6 scanning alphanumeric lettering
F = 8 repeatedly scanning one rectangle
F = 9 setting the automatic alignment parameters
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F = 11-14 scanning rectangles with one co-ordinate adjusted 
as a function of stage position
F = 21-22 scanning rectangles with one dimension stretched 
as a function of stage position
The position file is terminated with the line 
0 0 0 0
Data used for the step and repeat are held in (ASCII) position files with 
lines in the format
x y key exp @P
where x and y are integer stage co-ordinates (in microns) of the 
exposure site, key is a reference to a particular pattern file, exp is a 
percentage exposure dose change to the nominal pattern exposure doses, and 
@P is a string which may be written as text at the exposure site.
EBSS is controlled by entering two letter commands (e.g. EX for exit) 
from the keyboard. Commands are available to control loading and scanning 
of patterns, step and repeated stage movements, automatic alignment and 
focusing, and the entering of system constants such as magnification and 
measured beam current.
Groups of commands may be typed into ASCII files with their 
parameters and executed in batches, and may also be inserted into the 
position files.
Many of the features of EBSS including several of the special 
functions were added to the system as a part of this work, to enable 
patterning of the large number of devices required in this project. These 
additions are described in the following sections.
3.4.4 Enhancements to EBSS
This section describes the features added to EBSS which are directly 
relevant to this project. First, the new pattern elements introduced in addition 
to rectangles are described, then changes to the Step and Repeat procedure 
are documented.
The design for the probing pads called for trapezoidal pattern elements. 
These were included in pattern files as
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0 0 2 0 (or 0 1 0 0)
xl yl x2 y2 
x3 y3 x4 y4
where the points (xl,yl), (x2,yl), (x3,y4), and (x4,y4) defined the 
comers of a trapezium. The software used a straight line plotting algorithm 
to generate the end points of a set of rectangles which filled the trapezium.
In order to keep track of the large number of devices involved, it is 
helpful to label each device uniquely with the growth sequence number of
the wafer, the chip sequence number, and the device number on that chip.
EBSS was modified to recognise alphanumeric characters in pattern files, 
and scan these characters graphically in an exposure field. This was 
implemented in pattern files as
0 S 6 F text string
xl yl x2 y2
This causes the characters "text string" to be scanned with a position 
and in the field defined by the rectangle xl yl x2 y2. If S = 1 then the 
rectangle defines the size of the first character in the string. If S = 0 then the 
rectangle defines the boundaries of the whole text string. The F denotes 
which font is to be used (e.g. F = 1). Fonts are stored in files containing the 
bit map representations of all the characters available on the keyboard. A 
program was written to allow interactive editing and saving of these font 
files. Each character was defined on a 20 x 20 pixel grid.
Rather than create a new pattern file for each device with its unique 
label, a method of inserting other text sub-strings into the text string was 
provided. These sub-strings could come from two sources, replacing the 
special markers @P and @T which may appear as part of the main text 
string. The source of these sub-strings were:
@P from the current line in the position file (see above)
@T from an EBSS program variable set with the EBSS Define Text 
command
This system allowed one pattern file to contain a simple text string 
label such as "@T #@P" which for example could appear on the device as 
"A65.16 #24".
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The procedure invoked by the EBSS Step and Repeat command was 
significantly modified. The logic of the procedure is
read and execute EBSS command lines from the position file 
read a line from the position file containing
- new stage co-ordinates
- which pattern file to scan
- a percentage exposure change for the pattern
- some text to replace @P in pattern files 
move the stage to the new co-ordinates
save a backup command batch file (if defined) 
do automatic focus (if enabled) 
do manual alignment (if enabled) 
do automatic alignment (if enabled) 
scan an overlay pattern (if defined)
scan the main pattern (exposure changed, text sub-strings inserted) 
repeat until end of the position file or escape key pressed
The backup command file generated at each site defined the current 
EBSS status. In the event of a program crash, the backup command batch file 
could be executed with the EBSS GO command, thus restoring the program 
variables to their original state. The backup file name was defined with the 
EBSS Define Backup command. An overlay pattern was a normal pattern 
file which could be scanned at each exposure site, and was used where the 
same pattern features were wanted at every site. The overlay pattern file 
name was defined with the EBSS Define Overlay command.
3.4.5 Field Size and Spot Size
The PSEM 500 has a range of magnifications and spot sizes. Large 
features can be written using a low magnification/large field size and small 
features using a high magnification/small field size. With a small field size 
the exposure dose per unit area was increased for a given spot size, because 
the density of pixels is increased with the smaller separation of pixels 
generated by the fixed resolution scan generator DACs.
The range of spot sizes were accompanied by a range of different beam 
currents which result in a greater exposure charge dose to the resist. For a 
given exposure dose needed to develop the pattern the use of a larger spot 
size meant a reduced overall pattern exposure time. At lower magnification,
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the large frame size led to a larger distance between each pixel. If too small a 
spot size were chosen, the individual pixels were found to develop out, 
especially at the edge of pattern features. If too large a spot size were chosen 
the very small dwell time on each pixel could produce a similar effect. To 
avoid these rough edges around features, and long pattern exposure times, 
the spot size was generally chosen to be slightly less than the pixel 
separation.
The field size was chosen such that the pattern spanned the entire field, 
allowing the full 4096x4096 pixel resolution of the field to be used. Table
3.1 below gives the field magnifications and corresponding field sizes use in 
this work.
Table 3.1 Magnifications and field sizes 
Magnification Field Size (|imX|im)
320 390x300
640 195x145
1250 100x75
2500 50x40
3.4.6 Manual Alignment
Accurate alignment (superposition) of successive pattern levels was 
essential for the fabrication of MESFETs. Manual alignment was achieved 
by scanning an raster pattern (alignment detection pattern) with a low 
exposure dose over some metal alignment marks on the substrate. The 
difference in secondary electron generation efficiency between the marks 
and the substrate led to an observed brightness difference. This brightness 
difference (contrast) could be maximised by adjusting the gain and black 
level controls of the SEM secondary electron detector. Adjustment of the 
SEM video display monitor brightness and monitor contrast was also 
possible. The limiting effect on the contrast for exposures using the smallest 
spot sizes was the low signal to noise ratio resulting from the small beam 
current. This was only a problem when using the 8nm spot size, but 
alignment could still be performed if the SEM electron source emission 
current was increased, yielding a higher beam current.
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A reduction in the contrast was also caused by the resist coating the 
sample, but fortunately the thicker resists used in this work were used for 
levels exposed at low magnification with a large spot size.
Increasing the exposure dose of the alignment detection patterns would 
have increased the contrast, but it was kept as low as possible to avoid 
inadvertently exposing the resist covering the actual device pattern area.
The alignment detection patterns were designed so that an 
unambiguous contrast pattern was visible when the exposure field was 
superimposed correctly with respect to translation, rotation and distortion (x 
and y vari-mag.).
The alignment accuracy can be defined as a field displacement from 
perfect alignment (measured in pixels) over which the unambiguous contrast 
pattern is still observed. Three types of alignment detection pattern were 
used sequentially, each with successively finer alignment accuracy, they 
were:
a) coarse alignment detection pattern (accurate to ~ 20 pixels)
b) fine alignment detection pattern (accurate to ~ 3 pixels)
c) very-fine alignment detection pattern (accurate to 2 pixels in the y
direction)
The alignment accuracy measured in nm depended on the exposure 
field size in use which determined the pixel separation. For instance, the 
finest alignment accuracy attained was 18nm when using the very-fine 
alignment detection pattern at 2500x magnification.
The coarse and fine alignment detection patterns were used at all levels 
after the first, and the very-fine alignment was additionally used for the gate 
level where the finer accuracy was needed.
The coarse alignment detection pattern (Fig. 3.7a page 97) consists of 
two gratings each with the minimum exposure allowed by the scan generator. 
Even after repeated scans of this pattern, the total exposure was below the 
critical dose for the resist. The stage was moved until the top left and bottom 
right small alignment marks were roughly in the centre of these gratings. The 
fine alignment detection pattern (Fig. 3.7b page 97) was a border around each 
of the four marks, again with a minimum exposure. The borders overlapped 
each mark by about 10% of the mark dimensions. The frame was shifted
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until the marks were all central within the borders. This was achieved with 
stage movement in x, y, and rotation and a fine frame shift by adjustment of 
the x and y vari-mag. and beam shift controls.
The most accurate alignment was provided by the very-fine alignment 
detection patterns (e.g. Fig. 3.8 page 98). These patterns were used for 
aligning the gate patterns to the ohmic source-drain gap at each of 1250x and 
2500x magnification, for each range of gate length. Alignment only in the y 
direction was provided by these patterns, which was the critical direction for 
gate alignment with respect to the source-drain gap.
Consider one of the four groups of lines in the pattern. Each line is 
actually composed of several short segments, progressively offset in the y 
direction (Fig. 3.9a page 99). The angled lines overlap the source and drain 
metal, thus providing the contrast necessary for alignment. When in perfect 
alignment the bright parts of each line are the same length. When out of 
alignment, the bright parts of each line are different lengths (Fig. 3.9b). The 
brightness (intensity) of the signal could be displayed on the second monitor 
of the PSEM 500 as a y displacement added to the beam y co-ordinate. This 
presented a graphic representation of the state of alignment (Fig. 3.9c).
Very-fine alignment gave an accuracy equal to half the y separation 
between the line segments. This allowed very accurate alignment in y offset, 
rotation and y magnification.
Fig. 3.10 (page 100) is an electron micrograph of a device which has 
been exposed repeatedly to the the very-fine alignment pattern, allowing the 
resist to develop through and pattern transfer to occur at the same time as the 
gate metallisation. The accurate alignment of the gate to the centre of the 
source-drain gap is visible.
3.4.7 Automatic Alignment
A system for automatic alignment was implemented in both hardware 
and software186. The method of alignment involved scanning single rows of 
pixels across the alignment marks, recording the brightness of the secondary 
electron detector signal, processing this signal, then moving the stage and 
pattern co-ordinates to align the exposure field.
The hardware consisted of:
a) an input from the SEM secondary electron detector
b) a low pass filter to remove noise from the signal
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c) an analogue to digital converter (ADC) with digitally controlled 
potentiometers to set the gain and offset of the ADC.
d) an input from the scan generator clock to synchronise the line scan 
with the ADC measurements
e) connections to the controlling computer.
The software part consisted of routines to:
a) set up various system parameters (the Alignment Setup EBSS 
command)
b) calibrate the ADC black and white levels (by scanning over a mark) 
and load from a file and/or measure mark positions to build a model of 
their expected positions for subsequent alignments (Aligner Initialise 
command)
c) perform an automatic alignment.
The automatic alignment was started by searching from the expected 
mark positions across the frame until a mark was encountered; i.e. a bright 
pulse the expected size of a mark was found in the secondary electron 
detector signal. Then the stage was moved to bring the mark into its correct 
position. The search and move cycle was repeated until the mark was within 
lpm (i.e. the position accuracy of the stage mechanism) of its expected 
position. Next, the presence of the remaining marks was determined and if 
enough were found the final accurate alignment would begin.
The four edges of each rectangular mark were found with further 
accuracy by scanning short lines parallel on either side and successively 
closer to each edge of the mark. This was repeated until the position of each 
edge was determined as the 50% threshold in contrast between substrate and 
mark brightness. All of the available edge positions were compared with the 
model and a pixel offset in x and y was generated between the actual and 
desired field position with respect to the sample. The pixel offsets were then 
added to each pattern element’s co-ordinates before they were scanned.
This alignment procedure could be performed with the EBSS ALign 
command or at each site during the Step and Repeat sequence if the Aligner 
Enable command had been entered. If an automatic alignment failed, the user 
was allowed to re-align manually then try again or skip to another automatic 
alignment.
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The contribution made as a part of this work to the automatic 
alignment system was the integration of these routines into the EBSS 
software both as discrete commands and embedded in the code of the Step 
and Repeat procedure.
3.4.8 Automatic Focusing
A simple yet very effective automatic focusing system was 
implemented in hardware and software187. The focusing method involved 
software calculation of an interpolated focus setting at a point on the sample, 
using four manual focus settings recorded near each comer of the chip.
The hardware consisted of:
a) inputs from the controlling computer for pulses indicating a change 
in focus and another signal indicating an increase or decrease of the 
focus setting
b) a 200kHz clock input from the PSEM 500 focus hardware
c) a circuit to synchronise the focus pulses with the SEM clock and 
combine (logical OR) them with the SEM manual control pulses
The software consisted of routines to:
a)initialise the focus system (EBSS command Focus Initialise) by 
prompting the user to focus near each of the four corners of the sample, 
recording the stage positions and focus setting.
b) perform an automatic focus.
The automatic focus routine used a set of three of the recorded 
position/focus data to interpolate the expected focus setting at the current 
stage position. This was repeated for the other three sets (combinations) of 
position/focus recordings, and the average of the four calculated settings was 
used to adjust the SEM focus. This routine was instigated directly using the 
FOcus command or automatically at each exposure site in a Step and Repeat 
sequence after entering the Focus Enable command.
Like the automatic aligner system, the contribution made as a part of 
this work was the integration of these routines into EBSS.
page 77
3. Design and Fabrication
3.5 MESFET Fabrication Procedure
3.5.1 GaAs Wafer Preparation and Handling
If the wafer was supplied whole, then it was divided into quarters and 
marked with the growth sequence number. A protective layer of resist, 1pm 
thickness of PMMA, was spun onto new quarter wafers to protect them from 
dust during subsequent storage and scribing. In the case of immediate 
processing the resist was that of the alignment mark level. The quarter 
wafers were spun sitting directly on the rubber O-ring on a vacuum chuck. 
The 10mm squares needed for 400 device sites were scribed and cleaved. 
Plastic tweezers were used for subsequent chip handling in preference to 
metal to avoid cracking of the edge of chips which causes GaAs dust on the 
surface of the chip. In addition, plastic tweezers caused no damage to the 
GaAs if the surface was accidentally scratched with them. During acid 
etches, i.e. de-oxidisation prior to evaporation and wet gate recessing, teflon 
tweezers were used so as not to contaminate the etch solution with metal ions 
which were suspected to affect the etch rate.
3.5.2 Alignment Marks 
Resist
The high resolution 310nm PMMA bilayer was used for the alignment 
mark level. The high resolution was needed for the small alignment marks 
which need to be well defined squares for consistent operation of the 
automatic alignment system. The resist was deposited as follows 
8% BDH in o-xylene 5000rpm 40s
bake 1 hour 180C
4% Elvacite in o-xylene 5000rpm 30s
bake 2 hour 180C
Baking for a longer time did not affect lithography, except for long 
periods in the oven when dust accumulated. Baking for less time affected 
adhesion of the resist, but this was only critical for the wet gate recessing.
page 78
3. Design and Fabrication
Exposure
The exposure was initiated with an EBSS command sequence which 
defined the appropriate patterns to be scanned and set up a position file 
which has 400 device sites in main site groups of 100 each with 10 rows and 
columns. The positions started from the bottom right comer of the 10mm 
square chip and the four main site groups were exposed clockwise from the 
bottom right. The site separation was 0.45mm horizontally and 0.35mm 
vertically.
A spot size of 64nm was chosen for the best definition of the smallest 
alignment marks, resulting in a relatively long total exposure time, however 
as the exposure was unattended this was not an inconvenience.
After measuring the beam current the vari-mag. controls were set to 
x=1.0 and y=1.0. A small piece of dust could usually be found on the chip 
surface for focusing at 5000x magnification, and if not the edge of the chip 
was used. After focusing the stage rotation was aligned to the frame (but not 
before focusing, because the frame rotation changes with focus). A 
horizontal line scan was selected, and the line was swept vertically across the 
bottom edge of the chip. The stage rotation was adjusted until the brightness 
along the line was constant at the chip edge.
Finally the Stage Enable, automatic Aligner Enable commands then 
the Step and Repeat command were issued and the exposure commenced, 
taking about 1 hour 50 minutes for 400 sites.
Development
The exposed resist was developed in 2.5:1 IPA:MIBK by volume 
(isopropyl alcohol : methyl iso-butyl ketone) for 30s and rinsed in IPA for 
30s then blown dry with nitrogen. The 2.5:1 developer was warmed to 23C 
on a hotplate while being stirred with a thermometer probe. The pattern was 
checked with an optical microscope in case the beam current had dropped 
(thus leaving the resist under exposed) or the tungsten filament electron 
source had failed unnoticed during the exposure.
Metallisation
After wetting in IPA the chip was put directly in 1:4 HC1:H20 for 30s 
then rinsed in H20 and blown dry. This served to remove oxide from the 
surface, improving metal adhesion and (in later levels) electrical contact to
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the semiconductor. The chip was then put into the air-locked evaporator as 
quickly as possible to reduce further oxidisation. The metals evaporated with 
a base pressure of at least 3xlO'6mBar were
Ni lOnm 500Hz (rate 20Hz/s)
Au 70nm 10kHz (rate 50Hz/s)
Ni 20nm 1kHz (rate 20Hz/s)
The metal thickness was measured during deposition using a crystal 
oscillator film thickness monitor. A quartz crystal oscillating at ~ 6MHz was 
positioned in the evaporation chamber near the chip and at the same distance 
from the evaporation sources. The mass of metal deposited on the crystal 
reduced the frequency of oscillation. The decrease in oscillation frequency 
(measured in Hz by an Intellemetrics Thickness Monitor, model IL002) is 
linearly related to the thickness of metal deposited, over a range of frequency 
of a few hundred kHz. The constant of proportionality is a function of the 
density of the metal being deposited. Similarly, the rate of decrease of 
frequency (measured in HZ/s) is a linear function of the rate of change of 
metal thickness. The thicknesses given above in nm were calibrated from 
measurements of film thickness for each metal using a Talystep.
Finally, lift-off was performed in acetone.
3.5.3 Isolation
R e s i s t
A 0.2pm layer of polyimide was used as a parting layer to enable 
removal of the 0.5pm thick Ge mask after mesa etching. The positive resist 
for pattern transfer was a 1.5pm PMMA bilayer which gave a clean lift-off of 
the mask.
6% polyimide in 65:35
acetophenone:o-xylene 5000rpm 60s
bake 1 hour 180C
15% BDH in o-xylene 5000rpm 60s
bake 1 hour 180C
4% Elvacite in o-xylene 5000rpm 30s
bake 2 hour 180C
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Exposure
The exposure was initiated with an EBSS command file which set up a 
position file containing stage co-ordinates for two groups of 100 sites. The 
positions started from the bottom right site of the first group (site 1). A spot 
size of 125nm was used.
After measuring the beam current the stage was moved to the first site 
on the chip and an alignment mark was used for focusing. The vari-mag. 
controls were set initially to x=1.0 and y=1.0. The small raster scan frame 
was used to locate the site and the rotation was set roughly. The 
magnification was set to 320x, the beam blanked, and spot mode selected. 
Next a manual alignment was made using the coarse and fine alignment 
detection patterns. Now the Aligner Initialise command was used to initialise 
the automatic alignment system using a batch file previously set up for the 
marks. The EBSS commands Stage Enable, Aligner Enable and Step and 
Repeat commenced the exposure which was left to expose all the sites 
unattended in about 50 min. After the exposure the beam current was 
measured again to check for drift (>5%) during the exposure which may 
have affected pattern development.
Development
The exposed resist was developed in 1:1 IPA:MIBK at 23C for 30s and 
rinsed in IPA for 30s then blown dry with nitrogen. The pattern was checked 
with an optical microscope.
Metallisation
The air-locked evaporator was used with a base pressure of at least 
3x10 6mBar for evaporation of the metal
Ge 500nm 10kHz (rate 50Hz/s)
The metal was lifted off in acetone.
Mesa Etching
The dry etching of the mesa was a two stage process. The first was an 
3 minute oxygen RIE of the polyimide in a PlasmaTech RIE 80. The flow 
rate was 30cc/min. The power was adjusted to 55W (adjusted to a DC bias of 
200-250V, 200V minimum). There was no pressure control during the etch 
and the throttle valve was fully open. The second etch was a 5 minute 
methane/hydrogen etch in an ElectroTech 340, through the active layer. The
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gas flow rate was 5:25cc/min (methanerhydrogen) and the power was 80W 
giving a DC bias voltage of 750V. This etch was calibrated to give a GaAs 
etch depth of 50nm.
Mask Removal
The etch mask was removed by soaking in boiling acetophenone for 
two hours to dissolve the polyimide, then ultrasonic agitation was used to 
ensure the isolation mask was fully dislodged. The chip was rinsed in fresh 
acetophenone then IPA and blown dry in nitrogen. The electron beam 
exposure used to define the mask was found to crosslink the polyimide 
underneath it, leaving a deposit which could only be removed with an 
oxygen plasma ash, performed in a Plasmafab 505. The disadvantage of this 
processing was the damage done to the surface of the active region by the 
physical bombardment by oxygen ions in the plasma and the resulting loss of 
carriers in the devices.
The mesa etch depth (mesa height) was measured in an Hitachi S800 
SEM, by viewing the chip at a very shallow angle. An etch depth a few nm 
less than the active layer thickness (caused by fluctuations from the 
calibrated etch rate) could be tolerated because of surface depletion and dry 
etch damage.
3.5.4 Ohmic Contacts
Resist
A 310nm PMMA bilayer was used for the ohmic contact level. The 
high resolution of the resist allowed definition of the 0.7pm source drain gap 
of the ohmic contacts. The resist was deposited as follows 
8% BDH in o-xylene 5000rpm 40s
bake 1 hour 180C
4% Elvacite in o-xylene 5000rpm 30s
bake 2 hour 180C
Exposure
The procedure for exposing the ohmic contact patterns was essentially 
the same as that described for the isolation level. The differences were the 
use of a 64nm spot size and a greater magnification of 640x. The identical
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appearance of the inner set of alignment marks at this smaller frame size 
allowed the use of the same alignment detection patterns as before. The 
duration of the exposure was about 100 minutes.
Development
The exposed resist was developed in 2.5:1 IPA:MIBK (isopropyl 
alcohol : methyl iso-butyl ketone) for 30s and rinsed in IPA for 30s then 
blown dry with nitrogen. The 2.5:1 developer was warmed to 23C on a 
hotplate while being stirred with a thermometer probe. The pattern was 
checked with an optical microscope.
Metallisation
After wetting in IPA the chip was immersed in 1:4 HC1:H20 for 30s 
then rinsed in H20 and blown dry. The chip was then put into the air-locked 
evaporator as quickly as possible to reduce further oxidisation. The metals 
evaporated with a base pressure of at least 3xlO~6mBar were
Au 70nm 9kHz (rate 50Hz/s)
Ge 25nm 0.77kHz (rate 20Hz/s)
Ni lOnm 0.6kHz (rate 20Hz/s)
Au 15nm 2kHz (rate 50Hz/s)
Anneal
The ohmic contact metallisation was alloyed by heating to a 
temperature of 340C in a reducing atmosphere of 5% H2 in Ar for one 
minute. The chips were placed face up on a graphite resistance heater strip, 
with a thermocouple embedded in it for temperature measurement.
3.5.5 Probing Pads
Resist
The 1500nm bilayer was used to enable lift-off of the relatively thick 
metal used for the probing pads. The resist deposited was 
15% BDH in chlorobenzene 5000rpm 60s 
bake 1 hour 180C
4% Elvacite in o-xylene 5000rpm 30s
bake 2 hour 180C
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Exposure
The exposure of the probing pads was identical to the isolation level 
except for using a 250nm spot size. The large spot size gave a higher video 
signal to noise ratio facilitating the automatic alignment and a shorter 
exposure time for each relatively large area pattern. This large area exposure 
at each site led to a total exposure time of 100 minutes for 200 devices.
Development
The exposed resist was developed in 1:1 IPA:MIBK at 23C for 30s and 
rinsed in IPA then blown dry with nitrogen.
Metallisation
After wetting in IPA the chip was put directly in 1:4 HC1:H20 for 30s 
then rinsed in H20 and blown dry. The chip was then put into the air-locked 
evaporator as quickly as possible to reduce further oxidisation. The metals 
evaporated with a base pressure of at least 3xlO'6mBar were 
Ti 30nm 0.77kHz (rate 20Hz/s)
Au 300nm 50kHz (rate 50Hz/s)
The interlocked evaporator was used because of the large amount of 
gold to be deposited.
The metal was lifted off in acetone.
3.5.6 Gate
Resist
Before the gate level resist was spun the source-drain saturation current 
for a representative sample of devices was measured for use with the gate 
recessing control (see section below on gate recessing).
Gates with lengths in the nm range were defined in the 190nm 
thick PMMA bilayer which gave high resolution, but did not allow reliable
lift-off of more than 50nm of metal. In this case the resist was spun as
follows
4% BDH in o-xylene 5000rpm 40s
bake 1 hour 180C
4% Elvacite in o-xylene 5000rpm 30s
bake overnight 180C
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However, for gates with lengths above lOOnm the thicker 320nm 
bilayer could be used, allowing lift-off of 150nm of gate metal yet still 
giving reproducible line widths. Here the resist was deposited as
8% BDH in o-xylene 5000rpm 40s
bake 1 hour 180C
4% Elvacite in o-xylene 5000rpm 30s
bake overnight 180C
In both cases the resist was baked overnight which was found to 
improve the adhesion of the resist during the subsequent recessing and 
deoxidising steps.
Exposure
The gate level exposure was only performed on one half of a chip (i.e. 
50 sites), depending on the range of gate lengths to be exposed. The shorter 
gate lengths were exposed on the first 50 sites at 2500x magnification with 
an 8nm spot size (using the 190nm thick resist). The longer gate lengths were 
exposed on the second 50 sites at 1250x magnification using a 16nm spot 
size (using the 320nm resist). In both cases the exposure procedure was the 
same as for the isolation level. There were two differences. Firstly, the 
alignment marks used were part of the ohmic contact level pattern. Secondly, 
the auto-focusing system was used to ensure accurate focus control at each 
site of gate exposure. The auto-focusing was essential for a repeatable, high 
yield of the gates. When it was not used to correct for any non-horizontal 
seating of the chip on the stage, the drift in the focus setting (even across a 
5nm chip) caused the resist not to develop fully in the finest features of the 
gate pattern.
The auto-focus system was initialised immediately after the 
measurement of the beam current. The manual focus control on the SEM was 
set to "fine" and not adjusted during the rest of the exposure. With the stage 
under automatic control, the Focus Initialise command prompted the user to 
move to each comer of the chip (anti-clockwise starting at the top right) and 
to focus by computer control via the keyboard. The focus was set at a high 
magnification (40000x) at an edge of pad metal of the devices nearest each 
corner.
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The Focus Enable command set a software switch so that the Step and 
Repeat command would recalculate (by interpolation) and set the focus at 
each site during its operation.
The procedure for manually setting up the alignment before initialising 
the automatic aligner was also more complex for the gate level. Firstly, the 
standard coarse and fine alignment detection patterns were used to set up the 
translation and rotation of the chip with respect to the exposure frame. Next, 
the very-fine alignment detection pattern was used to register the frame 
exactly to the source-drain gap itself. After initialising the alignment system, 
the Align command was executed then the very-fine pattern scanned again. If 
the alignment was not correct, the manual alignment and initialisation 
procedure were repeated.
At the small frame sizes used for the gate, the stage movement errors 
were a significant proportion of the frame. This resulted in a large failure rate 
for the automatic aligner when combined with the small signal to noise ratio 
of the video signal (because of the small beam current). The Hit Enable 
command caused the system to pause at each site just before the automatic 
alignment. This allowed the user to move the stage into rough alignment 
before allowing the automatic alignment to resume.
Development
The gate pattern was developed in 2.5:1 IPA:MIBK at 23C for 30s and 
rinsing in IPA for 30s. The resist was then examined in a SEM to confirm 
that the alignment and focus had remained exact and the resist was fully 
developed through. The contrast between the resist and the exposed GaAs 
was good enough to allow the assessment to be made at a few representative 
sites across the chip. If the development was inadequate, further 
development of the resist was precluded because the SEM examination had 
exposed many sites. In this case the resist was stripped in acetone, re-spun 
and re-exposed. This examination revealed about 50% successful exposure 
of 30nm gates.
Recess
The gate recess was etched with a sulphuric acid based etch containing 
a wetting agent. The purpose of the wetting agent was to allow the etch to 
come into contact with the GaAs surface, even through the small slot in the 
resist defining the gate.
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A set of new beakers was reserved for holding the gate recess etch. A 
5% stock solution of the wetting agent was prepared in advance. The wetting 
agent, Fluorad FC-93 (manufactured by 3M) was supplied as a 25% by 
weight solution of active solids in IPA and water. The 5% solution was made 
by mixing 10:30:10 parts by volume of (25% FC-93):H20:IPA. The etch was 
prepared as follows. To 200ml of de-ionised H20  was added 5ml of H2S 0 4, 
lml of 38% H20 2 solution, and 2ml of the 5% FC-93 solution. The quantities 
were measured with disposable lml plastic pipettes, one of which was used 
to stir thoroughly the etch solution. Two beakers of rinse were prepared, one 
of 30:70 IPA:H20, the other H20 . Some etch was transferred to a small 
beaker. The sample was placed in the etch for 60s and rinsed in each of H20 , 
IPA:H20 , H20 then blown dry with nitrogen.
Several devices were probed (using the HP4145B) through the gate 
resist, measuring the source-drain current as a function of applied voltage. 
The current saturated at between IV and 3V and this maximum saturation 
current was measured. The saturation current was normalised by dividing it 
by the original value measured before the gate level processing. The 
normalised value was referred to as the recess ratio and expressed as a 
percentage.
The sample was subjected to repeated etching and measurement until 
the recess ratio fell to 35±5%. This generally required 3 or 4 etch steps with 
the etch times reducing as the target was approached e.g. 60s, 60s, 30s, 10s. 
Fig. 3.11 (page 101) shows the source-drain characteristic for a device 
measured as the recess etch progressed. For the longer etch times the 
saturation becomes less pronounced as short-channel effects become 
apparent.
It was found that repeated probing of the same device in-between 
etches interfered with the progress of the etch, particularly for the shorter 
gate-lengths. This meant that the measured etch rate was not representative 
for the other devices, usually it indicated too small an etch rate. This is 
attributed to a distortion of the resist in the area of the gate stripe caused by 
the heating effect of the passing of the source-drain current. The argument is 
reinforced by an observed pattern transfer failure of many of the gates of 
devices which had been probed during the recess. The effect could be 
avoided by not probing the same device twice, at the cost of a reduced yield 
at the gate metallisation.
page 87
3. Design and Fabrication
The reproducibility of the recess etch rate was poor. The etch rate was 
dependent on the age of the etch mixture, the rate decreasing over a period of 
a few hours from the preparation of the mixture. The etch rate also appeared 
to be strongly affected by the age of the hydrogen peroxide with a timescale 
in the order of weeks, measured from the first opening of the plastic 
container. Occasionally the etch rate was zero, but when a new mixture was 
prepared using the same ingredients and apparatus, the etch rate recovered. A 
possible explanation of this phenomenon is that the beakers used had become 
contaminated, perhaps with some organic debris which caused degradation 
of the etch.
The uniformity of the etch rate over the (5mm)2 area of the chip was 
dependent on the gate-length of the devices. The etch rate is affected by the 
transport of the etchant into and etch products away from the GaAs surface. 
Because of the very small resist opening of the shortest gate-lengths, the etch 
rate was slower. Groups of adjacent devices of even the shortest gate-length 
were found to have threshold voltage differences of as little as 20mV. This is 
attributed to the excellent wetting properties of the surfactant added to the 
etch. Previous gate recessing without the surfactant had resulted in a very 
poor uniformity of the threshold voltage.
To summarise, the gate recess etch was uniform but only for a fixed 
gate-length, and not reproducible.
Metallisation
After wetting in IPA the chip was put directly in 1:4 HC1:H20 for 30s 
then rinsed in H20 and blown dry. The chip was then put into the evaporator 
as quickly as possible to reduce further oxidisation. Care was taken to keep 
the tungsten filament evaporation sources in a straight line when installing 
them, to avoid problems of shadowing during the evaporation. The sample 
was clamped to a holder and positioned above the evaporation sources so
that the line of the gate stripe was parallel to the line of the evaporation
sources. The sample was placed directly above the line of the evaporation
sources, but displaced so that the metal would be incident on the vertical
edge of the mesa nearest the gate pad. The Ti and Au evaporations were 
done from single, adjacent filaments. All of these precautions were necessary
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to ensure an angle of incidence of evaporated metal which gave a gate 
centred in the recess (i.e. avoiding shadowing) and continuous across the 
edge of the mesa.
The gate metal was evaporated with a base pressure of at least 
5xlO"6mBar. In the case of the s^-iCOnm gates the metal was 
Ti 10nm 1kHz (rate 20Hz/s)
Au 34 nm 4kHz (rate 50Hz/s)
In the case of the longer gates the metal was
Ti 2.6 nm 1kHz (rate 20Hz/s)
Au L30nm 16kHz (rate 50Hz/s)
The metal was lifted off in acetone.
3.5.7 Wiring 
Resist
The 310nm PMMA bilayer was used for defining the wiring level. The 
resist deposited was
8% BDH in o-xylene 5000rpm 40s
bake 1 hour 120C
4% Elvacite in o-xylene 5000rpm 30s
bake 2 hours 120C
Note the 120C bake which was used because a 180C bake was found to 
degrade the Schottky barriers of the gates (see page 63 in the process design 
section).
Exposure
The wiring level was exposed using the same procedure as the 
isolation level, using a 125nm spot size but with a magnification of 640x.
Development
The exposed resist was developed in 2.5:1 IPA:MIBK for 30s and 
rinsed in IPA for 30s then blown dry with nitrogen.
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M e t a l l i s a t i o n
After wetting in IPA the chip was put directly in 1:4 HC1:H20 for 30s 
then rinsed in H20 and blown dry. The chip was then put into the air-locked 
evaporator as quickly as possible to reduce further oxidisation. The metals 
evaporated with a base pressure of at least 3xlO'6mBar were 
Ni lOnm 500Hz (rate 20Hz/s)
Au 140nm 20kHz (rate 50Hz/s)
The metal was lifted off in acetone.
3.6 Results of Fabrication
Figs. 4.12 to 4.15 (pages 102 to 105) show electron micrographs of 
completed MESFETs.
Fig. 4.12 shows a plan view with the source pads at top and bottom, the 
gate pad at the left and drain pad at the right.
Fig. 4.13 shows an acute tilt angle view of the active region of a 
120nm gate-length MESFET, where the 60pm mesa (and gate) width can be 
seen to occupy only 3/4 of the available 80pm source-drain gap.
Fig. 4.14 shows a less acute tilt angle (40°) view of the active region of 
a 60nm gate-length MESFET. The length of the gate is much longer where it 
crosses the mesa near the gate pad at the bottom, to ensure reliable step 
coverage. The increased etch rate of the recess etch in this long gate-length 
region ensured that the active layer was fully depleted under the gate so 
discounting the possibility of a large, additional gate capacitance. This was 
confirmed by SEM examination of etch tests using the gate pattern.
Fig. 4.15 shows a 40° tilt view of the (150nm thick) gate of lOOnm 
gate-length MESFET.
In these micrographs, the excellent flat morphology of the ohmic 
contact metal should be noted, which is a result of the low temperature 
annealing of the contacts. High magnification electron micrographs of 50 
and 60nm gate-length MESFETs are given in Figs. 4.4 and 4.5 (pages 143 
and 144).
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Figure 3.1 Surface depletion depth vs. ionised donor concentration
surface depletion depth = ( 2eVBi / qND ) ,/2 ; VBi = 0.71 V
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Figure 3.2 M ESFET pattern levels
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Figure 3.3 Ohmic contact resistance process control structure
(used for measurement of the ohmic contact end resistance)
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Figure 3.4 Ohmic contact resistance process control structure
(used for measurement of the ohmic contact series resistance)
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Figure 3.5 Bilayer resist lithography and pattern transfer
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a) course alignment detection pattern
b) fine alignment detection pattern
Figure 3.7 M anual alignm ent detection patterns
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Figure 3.8 Very-fine m anual alignm ent detection pattern
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page 99
3. Design and Fabrication
Figure 3.10 Overexposure o f very-fine alignm ent detection pattern
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Figure 3.12 Electron micrograph of a GaAs MESFET
(source pads at left and right, gate and drain pads at bottom and top)
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Figure 3.13 Electron m icrograph of a 120nm  gate-length M ESFET
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Figure 3.14 Electron m icrograph of a 60nm  gate-length M ESFET
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Figure 3.15 Electron m icrograph o f a lOOnm gate-length M ESFET
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Chapter 4 - Results
4.1 Introduction
This chapter presents the results of DC and high-frequency electrical 
measurements of GaAs MESFETs with gate-lengths in the range 40 to 
300nm. The purpose of the work is to investigate the various physical 
mechanisms responsible for short-channel effects, and obtain direct evidence 
of the action of these mechanisms wherever possible. Another objective is 
the comparison of GaAs and AlGaAs buffers, and confirmation of the 
beneficial role of the AlGaAs buffer layer in suppressing some of the 
short-channel effects.
First, characterisation of mobility and carrier concentration of the 
MBE grown layers and the system for DC and high-frequency measurements 
is described.
A discussion of gate-length measurement is followed by presentation 
of examples of the DC characteristics of the shortest gate-length device 
fabricated.
MESFETs fabricated on two wafers with nominally identical active 
layer thickness and doping concentration, one with an undoped GaAs buffer 
and the other with an undoped Al0 3Gag 7As buffer were compared using DC 
and high frequency characterisation. DC output and transfer characteristics 
yield figures of merit such as transconductance and output conductance. The 
subthreshold characteristics are examined in order to investigate the role of 
subthreshold buffer leakage current and drain induced barrier lowering 
(DEBL) controlled subthreshold current. The origins of drain bias dependent 
currents in the active and buffer layers which give rise to threshold voltage 
shift are investigated. The threshold voltage shift is equivalent to output 
conductance. Results obtained by S-parameter measurements in the range 
45MHz to 26.5GHz are presented. Finally, an investigation of the parasitic
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transit delays is presented. The delays were obtained from a series of 
S-parameter measurements for each device at a range of gate and drain 
biases.
MESFETs with ~ 130nm gate-length were fabricated on three wafers 
with nominally identical active layer thicknesses, the first with an undoped 
GaAs buffer, the second with an undoped Al03Gag7As buffer and the third 
with an undoped Al0 3Ga0 7As buffer including growth interruptions. DC and 
high frequency characterisation were used to compare these devices. The 
growth interruptions in the latter wafer are shown to improve the 
active/buffer layer interface quality.
MESFETs with ~ 200nm gate-length were fabricated on three wafers 
with nominally identical active layer thicknesses and undoped GaAs buffer 
layers, each with different active layer ionised donor concentration.
The conclusions of the work are summarised at the end of each section, 
and are collected together in the final chapter 5.
4.2 Material Characterisation
The low field Hall mobility, pH and carrier concentration in the MBE 
grown epi-layers were determined using a Bio-Rad Polaron HL5200 Hall 
measurement system. The measurement yielded the sheet carrier 
concentration, Nsh. This could have been converted into a volume 
concentration by dividing by the active layer thickness, a (= 50nm). The 
volume carrier concentration is assumed to be equal to the ionised donor 
concentration, ND. However, in these thin active layers surface depletion (a 
function of AD) reduces the thickness of the conducting layer. The smaller
depletion depth from the diffusion field at the active/buffer interface is
ignored here. Thus,
= W D) {4A)
where the thickness of undepleted active layer,
h = a - (2eVsp/  qND)'12 (4.2)
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where Vsp is the surface potential, assumed to be 0.72V in GaAs 
i.e. pinned at mid-bandgap by surface states. Equation 4.1 was solved 
iteratively to obtain N D. The results of this characterisation, along with 
details of the layer structures used in this project are given in Table 4.1 
below.
Table 4.1 MESFET MBE layer structures
Layer Buffer Active Layer Hall Mobility
Code Layer Doping
1VD (cm 3)
pH (cm2/V s)
A65 GaAs 4 .1x l018 1520
A66 3.9xl018 1410
A76
00OXo 1450
A114 GaAs 2.2X1018 2050
A128 GaAs 7.1xl018 1280
NOTES.
* Buffer grown with 4 interruptions (GaAs monolayer).
n-type (Si doped) active layer thickness is 50nm in all cases.
Buffer layer thickness is 200nm in all cases.
The Hall mobility technique, combined with gradual wet etching of the 
active layer, was used to obtain a mobility profile with depth for two of the 
wafers used in this work188. The GaAs buffer wafer A 128 was compared 
with the AlGaAs buffer wafer A76. The Hall mobility was plotted against 
Nsh (Fig. 4.1 page 140). In the GaAs buffer case the mobility actually 
increases as Nsh is reduced by etching the active layer. This may be explained 
by the increase in the proportion of carriers in the higher mobility GaAs 
buffer layer relative to the number in the channel. In the AlGaAs buffer case 
the mobility drops as the active layer thickness is reduced. This is a result of 
the increased proportion of carriers in the low mobility AlGaAs buffer layer 
and/or a degradation of mobility in the active layer near the interface. This 
mobility degradation is expected to be worse in the AlGaAs buffered layer 
which was grown without interruptions (A66).
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4.3 Measurement System
4.3.1 DC Measurements
All direct current (DC) measurements were performed using an 
HP4145B semiconductor parameter analyser. The HP4145B was connected 
through an HP8515A S-parameter test set to Cascade Microtech microwave 
probes for supplying the DC drain and gate biases during high frequency 
measurements. This set up was also used for DC probing (see Fig. 4.2 page 
141). The low pass filters in the S-parameter test set protected the devices 
from voltage transients and prevented gate voltage oscillations arising from a 
feedback circuit containing the inductance of leads between the device 
source and ground. Both of these detrimental effects had been encountered 
when using a conventional DC probe station. The measurement system was 
controlled by an IBM PC compatible computer via an IEEE-488 bus. 
Software was written as part of this work for automating DC measurements 
and downloading data and graphs to the PC from the HP4145B.
4.3.2 High-Frequency Measurements
Microwave S-parameter measurements were made using an HP8510B 
automatic network analyser, an HP8340B synthesised sweeper 
(10MHz to 26.5GHz), an HP8515A S-parameter test set, and Cascade 
Microtech on-wafer probes, with DC biasing provided by an HP4145B 
semiconductor parameter analyser (see Fig. 4.2).
Measurements were made in the frequency range 0.05GHz to 
26.5GHz. The system was calibrated189 using load, short-circuit, 
open-circuit, and feed-through standards fabricated on GaAs using identical 
processing and pad geometry to the pad level of the MESFETs. This ensured 
that the S-parameters were measured for the active region of the device 
alone, so excluding the pad capacitances from the measurements.
The S-parameters were downloaded to the PC, and from them f T was 
calculated by extrapolating to zero a fitted line of lh211 (in dB) versus/over a 
specified range of measurement frequencies. Two methods of fitting were 
employed, one a least squares fit, the other a least squares fit with the slope 
constrained to 20dB/decade (6dB/octave). / max was calculated by 
extrapolating a least squares fit of the maximum available gain132 (MAG) in
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dB versus/to  zero.
The results were output to a file, and graphically to the PC screen as 
shown in Fig. 4.3 (page 142). Some of this software system was written as 
part of this project.
4.4 Short Gate-Length MESFETs
4.4.1 Gate-Length Measurements
GaAs MESFETs were fabricated with gate-lengths down to 40nm. 
Gate-length was measured using an Hitachi S900 SEM. Fig. 4.4 (page 143) 
shows the recessed gate of a 40nm device. The electron micrograph appears 
slightly fuzzy when compared to that of a 50nm device (Fig. 4.5). This is 
cased by a layer of contamination (probably rotary pump oil) which had been 
deposited on the device during examination with an Hitachi S800 SEM. This 
contamination, combined with the lower resolution of the S800 compared 
with the S900 had previously led to an underestimation of lengths of these 
gates1*2.
The high resolution micrographs from the S900 show a narrow, well 
defined gold stripe sitting on an irregular and wider stripe of titanium. The 
extra width of the titanium adds about lOnm to the previously determined 
gate-length.
4.4.2 DC Characteristics
The current/voltage output and transfer characteristics of the 40nm 
device of Fig. 4.4 are given in Fig. 4.6 (page 145). The main features of the 
characteristics are labelled in Fig. 2.3 (page 52). The device has a GaAs 
buffer (wafer A65) and it displays the short-channel effects of poor 
pinch-off, large output conductance, gd (120mS/mm) and, despite a large 
peak extrinsic transconductance, gm (710mS/mm), a small voltage gain, 
=  g J S i  of 6.
g d was measured for this and all devices at the gate bias corresponding 
to maximum gm and at the same drain bias as the gm measurement 
(Vdl = 1.4 to 1.6V).
The tf'-value (in this case 331mS/Vmm) was measured as half of the 
steepest slope of the gm versus Vg curve.
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4.5 MESFETs with GaAs and Al03Ga07As Buffers
MESFETs with gate-lengths in the range 40 to 300nm were fabricated 
on two wafers with nominally identical active layer thickness and doping 
concentration, one with an undoped GaAs buffer (A65) and the other with an 
undoped A l^ G a^ A s buffer (A66). In this section DC and high frequency 
characterisation are used to compare these devices.
4.5.1 DC Characteristics
In the comparisons below where the output and transfer characteristics 
are given, the devices were chosen to have similar threshold voltages. Where 
devices with different widths are compared, the drain current scales are 
normalised to the largest width device.
Long-Channel MESFETs with GaAs and AlGaAs Buffers
Figs. 4.7 and 4.8 (pages 146 and 147) show the output and transfer 
characteristics respectively of 300nm gate-length MESFETs with GaAs and 
AlGaAs buffers. Both devices can be completely pinched-off over the entire 
range of drain bias.
In the output characteristics (Fig. 4.7) the output conductance 
decreases from 31mS/mm to 19mS/mm for the GaAs and AlGaAs buffer 
devices respectively. In the transfer characteristics (Fig. 4.8) the maximum 
transconductance decreases from 540mS/mm to 525mS/mm. This gives 
voltage gains, Av = g j g d of 17 and 28. The A'-value rises from 300mS/Vmm 
to 440mS/Vmm, as would be expected because of the superior carrier 
confinement in the active layer of the AlGaAs buffer.
Short-Channel MESFETs with GaAs and AlGaAs Buffers
Figs. 4.9 and 4.10 (pages 148 and 149) show the output and transfer 
characteristics respectively of 60nm and 50nm gate-length devices with 
GaAs and AlGaAs buffers. The AlGaAs buffer device can be completely 
pinched-off over the whole range of drain bias, whereas the GaAs buffer 
device shows a punch-through current beyond Vd ~ 0.5V.
In the output characteristics (Fig. 4.9) the output conductance 
decreases from 92mS/mm to 69mS/mm for the GaAs and AlGaAs buffer 
devices respectively. In the transfer characteristics (Fig. 4.10) the maximum
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transconductance decreases from 620mS/mm to 580mS/mm. This gives 
voltage gains of 7 and 8. The AT-value rises from 540mS/Vmm to 
570mS/Vmm.
Transconductance and Output Conductance
Figs. 4.11a, b and c (page 150) show the measured peak extrinsic 
transconductance, output conductance and voltage gain versus gate length for 
GaAs and AlGaAs buffer MESFETs with gate-lengths in the range 40 to 
300nm. The extrinsic values of transconductance rather than intrinsic 
(see equation 2.16 page 13) are compared in these devices because the effect 
of the parasitic source resistances is assumed to be similar, as the contact 
resistance and active layer thickness and doping are the same. A possible 
difference could arise from unequal depths of depletion from the 
active/buffer layer interface. However, the assumption has been validated by 
noting the similar extracted values of the equivalent circuit elements 
(.Rs ~ 0.5Dmm) from high frequency measurements (see page 125) for devices 
with different buffer layers and equal gate-length.
Fig. 4.11a shows an increase in peak transconductance as the 
gate-length is reduced below lOOnm for both types of buffer layer. This 
could be explained by velocity overshoot effects, however this is not 
confirmed for these devices by the high frequency measurements presented 
in section 4.5.4 below (page 124). It is more likely a result of the scatter in 
threshold voltages as discussed in the next section and shown in Fig. 4.19a 
(page 158). A higher transconductance appears to be associated with a more 
negative threshold voltage in the sub-lOOnm gate-length GaAs buffer 
devices. This may be caused by the poor confinement of carriers in the active 
layer afforded by the GaAs buffer. Those devices with a more negative 
threshold voltage have shallower recesses and correspondingly thicker active 
layers under the gate. So at the operating point for peak transconductance, 
the edge of the gate depletion region is further away from the buffer layer 
where transconductance may be degraded in the GaAs buffer case by poor 
carrier confinement.
In Fig. 4.11a the devices with AlGaAs buffers have lower 
transconductances despite the superior carrier confinement over the GaAs 
buffer. This can be explained by mobility degradation in the active layer 
arising from the problems of MBE growth of the inverted GaAs/AlGaAs 
interface (see section 2.6.2 page 38). This would reduce the intrinsic
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transconductance, because a proportion of the velocity distribution of carriers 
in the channel is in the low field mobility governed range of velocities. In 
addition, mobility degradation in the active layer will increase parasitic 
series resistances in the source-gate and gate-drain access regions, thus 
reducing the extrinsic transconductance (see equation 2.16 page 13).
Fig. 4.11b shows output conductance increasing as the gate-length is 
reduced. At each gate-length where a comparison can be made, the AlGaAs 
buffer devices have lower output conductance than the GaAs buffer devices, 
which is a consequence of the suppression of buffer current by the AlGaAs 
buffer. While this difference remains roughly constant, as the gate-length 
decreases both sets of devices exhibit a large increase in output conductance. 
This can be explained by an increase in the contribution to gd of active layer 
current which is dependent on drain bias. This current can arise from several 
mechanisms, including hot-electron effects and punch-through, which are 
discussed in section 4.5.3 below (page 118).
Fig. 4.11c shows the voltage gain, Av = g j g d as being similar for the 
GaAs and AlGaAs buffer short-channel devices. In contrast, at longer 
gate-lengths, the great reduction of buffer current in the AlGaAs buffer layer 
devices gives a significant increase in voltage gain over the GaAs buffer 
devices.
This reduced advantage of the AlGaAs buffer for the shortest 
gate-length devices stems from;
a) the reduced transconductance caused by the poor active/buffer layer 
interface
b) Vds dependent current in the active layer, as opposed to buffer layer 
current, becomes an important mechanism leading to output conductance.
Summary
The following results were found in the DC output and transfer 
characteristics:
1) Thin, highly doped active layers with high quality interfaces grown 
by MBE allow fabrication of scaled MESFETs with very good extrinsic 
transconductance, even down to the shortest gate-lengths (720mS/mm for a 
40nm gate-length).
2) AlGaAs buffer devices have slightly lower transconductance 
because of the the inferior active/buffer layer interface quality.
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3) AlGaAs buffer devices have smaller output conductance and greater 
voltage gain because of the reduction of current in the buffer.
4) The output conductance, gd rises with reduced gate-length equally 
for the devices with both GaAs and AlGaAs buffers. The difference between 
gd at each gate-length is the contribution of buffer-layer current. At very 
short gate-length, the advantage of the AlGaAs buffer diminishes, because 
punch-through and hot-electron effects mechanisms operating mainly in the 
active layer become predominant.
5) AlGaAs buffer devices have larger AT-values, because of the sharper 
pinch-off against the buffer layer, i.e. better carrier confinement in the active 
layer.
4.5.2 Subthreshold Current
In this section, the subthreshold characteristics are examined in order 
to investigate the role of subthreshold buffer leakage current and drain 
induced barrier lowering (DIBL) controlled subthreshold current. The buffer 
leakage current is distinct from the DIBL controlled current in that it does 
not have an exponential dependence on Vds.
Long-Channel MESFETs with GaAs and AlGaAs Buffers
Fig. 4.12 (page 151) shows the subthreshold transfer characteristics of 
300nm gate-length MESFETs with GaAs and AlGaAs buffers. The source 
current, / s = 7d - 7g is plotted against gate voltage V . The drain bias, Vd is 
incremented from 0.05 to 1.85V in steps of 0.2V.
At low V^, the two devices have similar gate swings, Sg of 
160mV/decade and 120mV/decade (the right hand curves). The AlGaAs 
device has a lower Sg because of the better carrier confinement in the 
channel. The most striking differences appear as the drain bias is increased. 
In the GaAs buffer device, current in the GaAs buffer causes a rapid increase 
in the gate swing. In the AlGaAs buffer device the buffer leakage current is 
suppressed and the gate swing is hardly affected by the increasing drain bias.
We can confirm that much of the excess current in the GaAs device is 
caused by a buffer leakage mechanism by examining the subthreshold output 
characteristics (Fig. 4.13).
The curves on subthreshold output characteristic of the GaAs buffer 
device (Fig. 4.13a) show both buffer leakage and DIBL current control 
mechanisms. At large Vds and small gate bias (the lower right curves,
page 114
4 - Results
Vg < -1.1V) the non-linear dependence of log 7S with respect to Vds is 
attributed to buffer leakage current. Linear sections are apparent on the top 
three curves. The linear section is at small Vds for the lower Vg (third curve 
from top, Vg = -1.1V) before giving way to buffer leakage and open channel 
behaviour at higher Vds. The linear section grows to almost the entire range 
of Vds for the largest Vg (top curve, Vg = -0.7V) when the channel is 
pinched-off less extremely.
For the AlGaAs buffer device, in the absence of buffer leakage current 
in the buffer, the subthreshold output characteristics (Fig. 4.13b) clearly 
show a linear dependence of log 7S with Vds. No buffer leakage behaviour is 
evident.
The linear dependence of log 7S with V^  is characteristic of a DIBL 
process, where a small diffusion current over a potential barrier is controlled 
by the influence of the bias on drain electrode. In these characteristics, the 
influence of Vds on the current (corresponding to the strength of coupling of 
Vds to the barrier height) is very small, as can be seen by the very shallow 
slope of the linear parts of the subthreshold output characteristics. In 
contrast, the coupling of the gate bias to the barrier height is very strong, 
with resulting small values of Sg on the subthreshold transfer characteristics.
The weakness of the DIBL control of the subthreshold current can be 
explained by the long-channels of these devices, where the potential barrier 
height at the virtual cathode near the source is unaffected by the increase in 
drain bias (see Fig. 2.4a page 53). Such a long-channel case has been 
analysed theoretically and experimentally for the JFET by Brewer23, who 
calculated the diffusion current between the virtual cathode and the drain. He 
assumed a parabolic potential trough along the pinched-off channel with an 
effective width weff of (2tc)1/2^ d. The carrier density at the virtual cathode is 
given by equation 2.35 (page 20). At the drain end of the channel (the 
"virtual anode"), the carrier density is
”va = NDexp(-(Vb+Vd’)/t/T) (4.3)
where Vd is the voltage provided by the drain at this point (corrected 
for 7?d). The diffusion current is given by
/ s = Zwt!!qD (4.4)
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This expression explains the linear behaviour of log 7s with Vs in these 
long-channel MESFETs. The very strong coupling of Vg to \|/b f°r all drain 
biases in the AlGaAs buffer device subthreshold transfer characteristic 
(Fig. 4.12b) explains why this current vanishes so rapidly as Vg decreases 
(below -1.1V in Fig. 4.13b). Recall that in the GaAs buffer device, for small 
Vg (< -1.1V), the subthreshold current did not vanish, but was governed by 
buffer leakage.
The slopes of the linear sections in the GaAs buffer subthreshold 
output characteristic (Fig. 4.13b) are steeper than those of the AlGaAs buffer 
device, and at lower current values. This could be caused by the subthreshold 
(diffusion current) channel being pushed into the GaAs buffer, thus 
decreasing the strength of coupling of Vg to y b, and allowing Vds more 
control over these currents than in the AlGaAs buffer case.
Equation 4.4 is similar to expressions derived and experimentally 
verified for subthreshold operation of MOSFETs190 and buried channel 
MOSFETs191.
Short-Channel MESFETs with GaAs and AlGaAs Buffers
Fig. 4.14 (page 153) shows the subthreshold transfer characteristics of 
60 and 50nm gate-length MESFETs with GaAs and AlGaAs buffers 
respectively. Let us first consider the AlGaAs buffer device characteristic.
In Fig. 4.14b for the AlGaAs buffer device, a good pinch-off is 
observed, with a low gate-swing, Sg of 240mV/decade at low Vds (right hand 
curve). Unlike the long-channel AlGaAs buffer device, an increased drain 
bias has a significant effect on the subthreshold current. This is DIBL, as can 
be confirmed by observing the linear dependence of log 7s with V^ in the 
device’s subthreshold output characteristic (Fig. 4.15b). The steeper slope of 
the linear part of these curves, compared to the output characteristic of the 
long-channel AlGaAs buffer device, indicate that the current is controlled by 
a simple DIBL mechanism as discussed in chapter 2 on page 20. This is 
expected in the short-channel case, where Vds can have a direct influence 
over \\fh at the virtual cathode (see Fig. 2.4b and c page 53). The fact that in 
Fig. 4.15b the slope becomes steeper as Vg is reduced indicate a shift of the 
co-ordinates of the virtual cathode away from the influence of the gate to a 
position where the coupling of the drain to y b stronger.
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In the GaAs buffer device transfer characteristic (Fig. 4.14a), a similar 
behaviour to the AlGaAs buffer device is seen at large Vg and small Vds (right 
hand side of the lower curves). In fact, an Sg of 270mV/decade is only 
slightly greater than that of the AlGaAs buffer device (240mV/decade) 
because of the inferior carrier confinement by the GaAs buffer.
As the gate bias is reduced below about -0.3V (left hand side of lower 
curves in Fig. 4.14a) another linear region is apparent with 
Sg = 3000mV/decade. A potential barrier controlled current, with a very 
weak coupling of Vg to \j/b is indicated by this behaviour. This can be 
explained by the shift of the virtual cathode into the GaAs buffer as Vg 
becomes more negative. Another, equivalent description is of two parallel 
potential barriers, one in the active layer, and one in the buffer. The coupling 
of Vg to the active layer barrier height, y bactlve is very strong (hence the small 
Sg for Vg > -0.3V). As Vg is decreased, the subthreshold current over this 
barrier rapidly decreases below the current level over the buffer layer barrier, 
whose height, Vbbuffer is only weakly coupled to V (hence the large S for 
Vg < -0.3V).
This argument can be verified by examining the device subthreshold 
output characteristic (Fig. 4.15a). At small Vds, DIBL in the buffer controls 
the current (log Is is linear with Vds with a shallow slope), with only a weak 
coupling of Vds to y b because of the large spatial separation between the 
virtual cathode and drain. At large Vds, the level of current from DIBL in the 
active layer begins to predominate and the slope of the linear sections 
increases because the drain is now closer to the virtual cathode. The DIBL 
gives way to buffer leakage current for the largest Vg (top curves), as the 
pinch-off of the buffer is less extreme.
Conclusions
The following conclusions can be drawn from the subthreshold current 
measurements.
1) Buffer leakage current strongly magnifies the subthreshold current 
in GaAs buffer devices at useful operating biases.
2) The AlGaAs buffer eliminates subthreshold buffer current in 
long-channel devices.
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3) In the absence of subthreshold buffer current, the long-channel 
AlGaAs buffer device exhibits a diffusion limited subthreshold current 
mechanism, a form of drain induced barrier lowering (DIBL). The same 
effect can be seen in the long-channel GaAs buffer device, at low Vds and 
large V , where the channel is only just pinched-off.
4) In the short-channel devices, with both GaAs and AlGaAs buffers, 
subthreshold current control is dominated by DIBL. In the GaAs buffer 
device, the virtual cathode can move into the buffer, where the coupling of 
Vg to y b is reduced and the DIBL current is many orders of magnitude larger 
than with comparable bias conditions in the AlGaAs buffer device.
5) The large scatter in threshold voltages in these devices frustrates a 
meaningful analysis of the DIBL with respect to gate-length, which could 
allow determination of the barrier lowering coefficients p and y (described in 
section 2.3.2 on page 15).
4.5.3 Threshold Voltage Shift
In this section, the origins of the Vds dependent currents in the active 
and buffer layers which give rise to threshold voltage shift are investigated. 
The threshold voltage shift is equivalent to output conductance.
A shift in the threshold voltage, VT with increasing drain bias is 
expected to arise from the mechanisms of;
a) hot-electron effects widening the channel in the active layer and into
the buffer layer, and increasing the current density in the channel
b) punch-through equivalent to drain induced barrier lowering (DIBL)
widening the channel in the active and buffer layers
c) space charge limited (SCL) buffer layer current
d) velocity vector rotation
e) drain influence over the transverse dimension of the channel dipole
The latter two mechanisms have not been previously shown to cause
such substantial threshold voltage shifts as seen in this work, and will not be 
considered as being significant.
In this section evidence of the DIBL and SCL mechanisms is sought, 
from measurements of the square-law threshold voltage shift, VTsq with 
increasing drain bias and further investigation of the output conductance as a 
function of gate-length. Evidence directly confirming hot-electron effects 
can not be found through such measurements.
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Measurement of Threshold Voltage
Fig. 4.16 (page 155) shows 7d1/2 plotted versus Vg with Vds between 0.8 
and 3.0V for 300nm gate-length GaAs and AlGaAs buffer devices 
respectively. VTsq was obtained from 7d versus Vg using equation 2.23 
(page 14) and is plotted alongside 7d1/2 in Fig. 4.16a. The measured values of 
^Tsq were maxima of the function at each drain bias, corresponding to the 
steepest slope of 7d1/2 versus V .
In Fig. 4.16a, the long-channel 300nm GaAs buffer device displays a 
square law dependence of 7d with Vg (a straight line on these axes) for small 
values of Vds (the right hand curves). As Vds increases, a departure from the 
square law behaviour is apparent. At the smallest gate bias (V = -1.0V), a
otefer\<X&r>C
significant Vds ^ current flows. This is attributed to buffer layer current. The 
resulting shift in VTsq (the maximum slope of these curves) is therefore 
caused by both an output conductance, and a compression of the 
transconductance.
In Fig. 4.16b, the long-channel 300nm AlGaAs buffer device displays 
a strong square-law dependence of 7d with V , and as Vds increases a small 
negative threshold voltage shift is observed. The shift becomes more 
pronounced as Vds approaches 3V. However, no change in the slope of 7d1/2 
(and corresponding compression of gm) is observed, this is attributed to a 
suppression of buffer layer current by the AlGaAs buffer.
In Fig. 4.17a, the short-channel 50nm GaAs buffer device displays 
only a weak square-law dependence, and as Vds increases 7d1/2 increases a 
large negative threshold voltage shift is observed. The shift becomes more 
pronounced as Vds is incremented from 0.8 to 3.0V and the decrease of the 
slope of 7d1/2 dominates the shift over the entire range of drain biases. This 
compresses gm with increasing Vds. The large increase of 7d with increasing 
Vds, departing from the square law dependence, can be explained by an 
increase of the channel height by DIBL and/or hot-electron effects, in the 
active and buffer layers.
Fig. 4.17b shows a stronger square law dependence (straight, parallel 
lines) at low Vds, but a much more severe gm compression at large Vds than 
the GaAs buffer device. This may be a result of the different geometry of the 
channel between these two devices (as can be seen from the larger open 
channel current of the GaAs buffer device at large V ) giving rise to a 
different balance of competing short-channel effects.
The following conclusions can be drawn from these measurements.
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1) In the long-channel GaAs buffer device, the threshold voltage shift 
appears to be dominated by buffer current, which causes a large departure 
from the square-law transfer characteristic.
2) In the long-channel AlGaAs buffer device, the threshold voltage 
shift is smaller than the GaAs buffer device because of the reduced buffer 
current.
3) In short-channel devices, very large threshold voltage shift is 
dominated by hot-electron effects and/or DIBL punch-through.
Threshold Voltage Shift
The square law threshold voltage, VTsq was determined at a range of 
drain biases in the current saturation range (Vds = 0.8 to 3.0V). The gate bias 
was chosen at the peak in the VTsq function, corresponding to the maximum 
slope of Idl/2 versus V .
Fig. 4.18a (page 157) shows VTsq - VT0 versus Vds for a range of GaAs 
buffer devices. The slope of each line, k has a constant value up to Vds ~ 2.0V 
for each gate-length, but between Vds ~ 2.0 and 3.0V, the magnitude of the 
slope increases, more rapidly as the gate-length is reduced, reaching another 
apparently linear part in the range 2.6 to 3.0V.
The effects that are responsible for this behaviour depend strongly on
the channel length both in their magnitude and non-linearity with respect to
4*0 a **\
drain bias. Fig. 4.18b shows VTsq - VT0 versus Vds for twoAdevices, with GaAs 
and AlGaAs buffers. The devices were chosen because they have the same 
differential VT shift, k  at low Vds. The departure from linearity at Vds > 
1.8V is obvious for both devices, but is more pronounced for the GaAs 
buffer device. This suggests that Vds dependent buffer current has an 
important role in the threshold voltage shift for large Vds. It is likely that the 
VT shift in the AlGaAs buffer device is due in part to Vds dependent buffer 
current arising from hot-electron effects, but to a lesser extent than the GaAs 
buffer case.
Let us now consider the linear parts of these curves in order to 
investigate the threshold voltage scatter, the role in the threshold voltage 
shift of space charge limited buffer current up to Vds = 3V and drain induced 
barrier lowering up to Vds = 2V.
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Threshold Voltage Scatter
Vjo and k were obtained from a least square fit to the linear part 
(Vds = 0.8 to 2V) of the VTsq versus Vds curve as the intercept value of VTsq at 
Vds = ® an<^  sl°Pe of the line respectively. Fig. 4.19a (page 158) is a plot of 
VT0 versus Lg for both GaAs and AlGaAs buffer devices.
A spread in threshold voltages of the 40 50 and 60nm gate-length 
GaAs buffer devices can be seen, which were fabricated on the same chip 
and recessed in the same batch. This can be explained by comparing Figs.
4.4 and 4.5 (pages 143 and 144). The different gate-lengths are accompanied 
by larger undercut profiles of the PMMA bilayer resist, because the gate 
linewidth was controlled by adjusting the exposure dose of a single scan of 
the electron beam. The large undercut allows a larger area and therefore 
deeper gate recess. Therefore the longer gate-lengths have larger (i.e. less 
negative) threshold voltages.
This graph is presented in order to emphasise the large scatter in 
threshold voltages of the shortest gate-length GaAs buffer devices, which 
was seen to dominate many of the measured parameters of these devices 
(such as gm, gd, Tf-value, k, and drain delay, xd) when plotted against Lg. An 
unsuccessful attempt was made to smooth out the effect of the different 
threshold voltages by plotting the parameters against LJa. The channel layer 
thickness, a was approximated from VT0 by using the 1-D solution to 
Poisson’s equation (see equation 2.6 page 11). This confirms that the scatter 
in these measured parameters is not simply a channel aspect ratio effect.
Space Charge Limited Current as a Mechanism for VT Shift
Plots of (-k)'1/2 versus Lg and (gd)'1/2 versus Lg were used by Han et a/.19 
(see page 15) to confirm that the threshold voltage shift in short-channel 
MODFETs originated from the SCL buffer current mechanism. These graphs 
are plotted using data measured in this work (Figs. 4.19b and c). In Fig. 
4.19b k was measured with a least squares fit of VTsq for Vds = 0.8 to 2.0V 
(square symbols) and also at Vds = 2.6 to 3.0V (triangle symbols). No linear 
relationship with 1/Lg2 of either gd or k is evident for the GaAs buffer 
devices, but it is the AlGaAs buffer devices. This linearity in the AlGaAs 
case is assumed to be coincidental, because the results of subthreshold 
measurements (presented in the previous section) indicate that the buffer 
current is totally suppressed by the AlGaAs buffer. Therefore the SCL
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current mechanism is not regarded as be the mechanism responsible for the 
threshold voltage shift at either low (up to 2V) or high (2.6 to 3.0V) drain 
bias.
The scatter of values of (-k) 1/2 for the sub-lOOnm GaAs buffer devices 
in Fig. 4.19b resembles the scatter in threshold voltages in Fig. 4.19a, which 
means that the active layer thickness under the gate has a strong effect on the 
threshold voltage shift for these devices. This reinforces the suggestion that 
the principal cause of the threshold voltage shift is active layer current from 
hot-electron effects and/or DIBL punch-through, at least in the sub-lOOnm 
devices.
Drain Induced Barrier Lowering as a Mechanism for VT Shift
If the linear threshold voltage shift with Vds up to 2V is caused by 
DIBL, it should be possible to use the measured values of VT0 and k for 
determining the limit, Vdsl of Vds for saturated punch-through current using 
the equation
V - V
(4-5)
which can be derived by obtaining an expression for in terms of V ,
and the subthreshold barrier lowering coefficients y and p (from 
equations 2.29, 2.30 and 2.33) then, by inspection of equation 2.24, equating 
Vnc - Y with VT0, and -p with k.
Values of Vdsl calculated from equation 4.5 were compared with the 
actual values observed on the output characteristics of GaAs and AlGaAs 
buffer devices. Devices were chosen where the observed Vdsl was less 
than 2V. For some devices the calculated value of Vdsl was coincident to that 
observed on the output characteristic, but not in most cases.
The validity of this analysis is questionable because of the difference 
in definition of VTsc and VTsq, from the subthreshold barrier height and square 
law extrapolation respectively. But some correlation between measured and 
calculated values of Vdsl should still be expected if DIBL was the dominant 
threshold voltage shift mechanism. However, in the subthreshold 
measurements presented in the previous section there was strong evidence of 
DIBL in the subthreshold output characteristics.
Therefore DIBL cannot be ruled out as being an important threshold 
voltage shift mechanism, although no direct evidence has been found here.
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Hot-Electron Effects as a M echanism for VT Shift
A drain bias of 2V and the source-drain gap of 0.7pm in these devices 
corresponds to an average longitudinal electric field of ~ 30kV/cm, an order 
of magnitude above the critical field for velocity saturation in GaAs (Ec ~ 
3kV/cm). As most of the voltage drop is across the channel (some is dropped 
across the series access resistances R s and Rd, see equations 2.14 and 2.15 on 
page 13), the actual longitudinal field in the channel will be greater still, and 
dependent on the channel length. Therefore all of the devices in this study 
operate well into the hot-electron regime.
Voltage Gain
The voltage gain, Av calculated from -1/k (equation 2.26) was 
found to be smaller than Av determined from g j g d by a factor of 2 to 4 over 
all the devices measured. The difference can be attributed in part to the fact 
that the gate bias was chosen for maximum gm in the gm/gd calculation, yet in 
the measurement of k , the gate bias was chosen to maximise the slope of Idm  
versus V , so gm was not maximised. But more importantly, the short-channel 
and GaAs buffer devices’ characteristics depart significantly from the simple 
square law behaviour in the transfer characteristic , which is a prerequisite 
of equation 2.26.
Conclusions
The following conclusions can be reached from the investigation of 
threshold voltage shift.
1) The small threshold voltage shift in long-channel GaAs buffer 
devices appears to be governed by buffer current. The evidence is the large 
departure from square-law behaviour in the transfer characteristic, which is 
absent in the long-channel AlGaAs buffer device. However, GaAs buffer 
devices over a range of gate-lengths do not exhibit the dependence of gd and 
k on Lg predicted for SCL buffer current, indicating that the buffer current is 
not space charge limited.
2) A reduced VT shift is observed for longer gate-length AlGaAs buffer 
devices, but for the shortest gate-length devices the AlGaAs buffer has little 
effect on reducing the shift.
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3) Shorter-channel devices exhibit a marked increase in threshold 
voltage shift as Vds is increased above 2V. The fact that this is highly 
dependent on indicates that a the effects causing the VT shift occur to a 
large extent in the active layer.
4) Threshold voltage shift is dominated by hot-electron effects 
(because of the very high longitudinal fields in these devices) and/or DIBL 
punch-through (as was revealed by the subthreshold measurements, although 
no direct evidence was found by examining the VT shift). It is not possible to 
deduce the relative or absolute contributions of these two mechanisms using 
the methods described here.
5) A Monte Carlo computer simulation of the exact geometry and 
material structure of these devices would allow investigation of the carrier 
velocity and current density distributions, and would yield a better 
understanding of the mechanisms involved in this threshold voltage shift, 
particularly that of hot-electron effects.
4.5.4 High-Frequency Performance
This section presents the results obtained by S-parameter 
measurements in the range 45MHz to 26.5GHz of MESFETs with 
gate-lengths from 40 to 300nm with GaAs and AlGaAs buffers.
Short Circuit Current Gain, |h21|
Fig. 4.20 shows the short circuit current gain, lh211 versus frequency,/ 
for GaAs buffer devices with gate-lengths from 40 to 300nm. The long 
gate-length devices (Lg = 130, 220, 300nm ; lower three curves) show 
6dB/octave roll-off, thus demonstrating the inverse proportionality of lh211 
with / ,  predicted by the intrinsic equivalent circuit (equation 2.43 page 24). 
However, the devices with 40 and 60nm gate-lengths roll-off at a greater 
rate. This effect can be more clearly seen when the same data are presented 
with the gain-bandwidth product, lh21l x / versus frequency, as in Fig. 4.21. 
This is equivalent to / T at each point, measured by projecting lh21l (dB) to 
zero with a line of slope 6dB/octave. In Fig. 4.21, the degradation of current 
gain performance with increasing measurement frequency in the sub lOOnm 
gate-length devices can be clearly seen. Ih21l x / drops from 167GHz a t /  = 
5GHz to 146GHz a t /=  25GHz.
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The irregularities on the curves in Fig. 4.21 are the result of imperfect 
calibration arising from inconsistent electrical contact during probing of the 
calibration standards and subsequent measurements of the MESFETs.
This degradation of lh21l was still observed despite re-calibration of the 
network analyser. The same effect was observed for AlGaAs buffer devices 
with sub lOOnm gate-length.
A significant feature of the sub lOOnm gate-length devices is the 
thinner gate metallisation imposed by the use of thin resist for defining the 
gate. These devices have a gate height of 50nm, whereas the longer 
gate-length devices were able to have 150nm of metallisation. The small gate 
height, combined with the sub lOOnm gate-length leads to a very large gate 
resistance. This resistance was measured for a 50nm gate (50nm gate height) 
by using a four-point probe (two probes passing current, two measuring 
voltage) as 8300fVmm. For comparison, a gate resistance of only 450Q/mm 
has been reported158 for a lOOnm gate-length using a mushroom (or "T-gate") 
structure with a 300nm length of metallisation at the "cap" of the mushroom.
The very large gate-resistance is believed to be part of the mechanism 
responsible for this current gain degradation. However, in this experiment, at 
the outset the decision was made to scale the width of the gates with their 
length, in order to avoid producing devices with very small length and a 
large unit gate width, and yet making the widths as large as possible to 
facilitate accurate S-parameter measurements. Table 4.2 below gives the unit 
gate widths for these devices. This coincided with the requirement for a 
small exposure field for the lithography of the shortest gates. The ensuing 
width scaling makes it difficult to disembed the effect of gate resistance from 
the results.
Attenuation of the input signal as it travels along the width of the gate 
may reduce the effective width of the device. However, this would degrade 
gm and Cgs at the same rate so having no effect on / T. The resulting passive 
device at the end of the gate where the input signal was annihilated would 
have no effect on the high-frequency gain, despite passing perhaps a large 
DC current. Thus, simple attenuation of the input signal by the highly 
resistive gate is not regarded as the mechanism of current gain degradation.
Qualitatively similar behaviour to the greater than 6dB/octave roll-off 
can be obtained by adding a large parasitic gate resistance, R g and drain pad 
capacitance, Cdp to the equivalent circuit of Fig. 2.5 (page 54) and 
calculating lh211 for the circuit. However, attempts to fit the sub lOOnm
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gate-length devices’ S-parameter data to a full equivalent circuit model were 
unsuccessful. The model used a least squares algorithm to fit the measured 
S-parameters to those calculated from an equivalent circuit which included 
all the parasitic elements shown in Fig. 2.6 (page 55), and further included 
gate and source inductances, a resistance, R in parallel with Cgs, and 
channel resistance and capacitance between Rd and the node joining Cgs and 
R m. The model has obtained good fits to the S-parameter data from long 
gate-length MESFETs fabricated in this work192. Modifications to the model 
have been attempted193, including a treatment based on a distributed input 
signal delay along the width of the gate, but acceptable fits to the sub lOOnm 
gate-length data have not been found.
Unity Gain Cut-off Frequency,/T
Fig. 4.22 shows the unity gain cut-off frequency,/T versus gate-length 
on a log/log scale for MESFETs with gate-lengths from 40 to 300nm with 
GaAs and AlGaAs buffers./T was determined by projecting lh21l (dB) to zero 
at 6dB/octave from measurements at 10GHz.
The dashed line represents a velocity of 107cm/s, with / T calculated 
using equation 2.46 (page 25). The values of / T for devices with gate-lengths 
less than 200nm all fall below the line, with the departure from the line being 
most severe for the shortest gate-length devices. Note that significant 
velocity overshoot increasing with reduced gate-length would cause these 
data to rise above the line. Even taking the highest values o f /T from Fig. 4.21 
for the 40 to 60nm gate-length results (at the lower measurement 
frequencies), they still fall well below the 107cm/s line.
These values of / T falling below the constant velocity line are observed 
for devices which do not exhibit the current gain degradation discussed 
above (i.e. Lg = 100 to 130nm), which implies that a separate mechanism is 
responsible for this behaviour.
Interpretation of the total carrier transit time as being composed of an 
intrinsic part and parasitic parts (the parasitic parts being drain delay and 
channel charging delay) leads to the investigation presented in the next 
section. However, it is possible to use the f T data to directly to obtain a 
qualitative description of the extent of the parasitic channel responsible for 
the parasitic delays.
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The data given in Fig. 4.22 is given again in Fig. 4.23, but on linear 
axes and with a delay, x calculated from /T (x = 1 / 2tt/ t ). Again, the dashed 
line represents a velocity of 107cm/s. The solid line is a least squares fit to 
the data from both the GaAs and AlGaAs buffer devices, and the inverse of 
its slope yields a velocity of 1.3xl07cm/s, which, given the scatter in the data 
(discussed in the next paragraph), is about equal to the value of vsat in bulk 
GaAs, i.e. 107cm/s. The intercept of the line gives a parasitic delay of 0.8ps, 
which at this velocity gives an effective parasitic channel length of lOOnm, 
which can be added to the gate-length to give the total channel length.
In these measurements, the drain and gate DC biases were chosen to 
maximise the / T, and are therefore different for each device. This will 
introduce a scatter into the data, as the parasitic delays at each point are 
dependent on these biases. Nevertheless, the good correlation to the straight 
line indicate that the concept of a parasitic channel-length is valid here. 
The ~ lOOnm parasitic channel-length is about twice the active layer 
thickness, and it is reasonable to interpret it as corresponding to an extension 
of the gate depletion region away from the ends of the gate. The next 
section (4.5.5) examines the origin of the parasitic delay more thoroughly.
It appears that the high frequency performance of these MESFETs is 
limited by short-channel effects associated with parasitic channel length. The 
large gate resistance further degrades the current gain performance.
Maximum Frequency of Oscillation,/max
For all of the devices fabricated in this work, was lower than7 J max J 1
There was no correlation of / max with gate-length. Table 4.2 below gives the 
/max results f°r the GaAs and AlGaAs buffer devices on wafers A65 and A66. 
These data were calculated from the same S-parameter measurements which 
gave the best values of / T, presented in Fig. 4.22. The unit gate width, Z/2 is 
also given.
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Table 4.2 / max Results
A65 : GaAs Buffer
Lg (nm) 40 50 60 130 220 300
Z/2 (pm) 20 40 40 60 80 80
/m a x  (GHz) 48 44 48 47 44 42
A66 : AlGaAs Buffer
Lg (nm) 40 120 220 230 300
Z/2 (pm) 40 80 80 60 80
/m ax  (GHz) 40 46 42 54 39
There is no significant difference between the GaAs and AlGaAs 
buffer devices. All of these values of / max are very low, compared to other 
reported results (see Table 2.1 page 49). Looking at equation 2.48 (page 25), 
we can see the important terms which need to be large for high / max are; / T, 
g j g d and Cgs/Cgd. In addition Rg needs to be small.
/max aPPears to be uncorrelated to / T, which is highly dependent on 
gate-length for these devices. The voltage gain, gm/gd also has a large 
dependence on gate-length, which is not reflected in the values o f /max.
The equivalent circuit parameters for the 220nm gate-length AlGaAs 
buffer device (unit gate width, Z/2 = 80pm) were obtained using the model 
described above, fitting to the S-parameters measured at the DC bias point 
giving maxim um /T.
The relevant fitted equivalent circuit element values are 
Rg = 40Q (giving lOOOfVmm for each gate)
< y c 8d = 7
gjgd = 14
Cgs = 190fF
gm = 105mS
Rt = 1.50
Inserting these values into equation 2.48 shows that the large gate 
resistance dominates over C JC d and gm/gd in the expression for / max, even 
in this relatively long gate-length device.
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Therefore, an obvious way to improve / max in these devices is to reduce 
the gate resistance, Rg by decreasing the unit gate width and/or using a 
mushroom gate ("T-gate") structure194. The problem with reducing the gate 
width is that the errors in measurements of the S-parameters may become 
unacceptably large for the shortest gate-length devices, for example because 
of the very small magnitude of the input capacitance.
In support of this argument, the data for the 220 and 230nm gate-length 
AlGaAs buffer devices show that for a similar gate-length, / max can be 
improved from 43 to 54GHz by decreasing the unit gate width from 80 to 
60pm. However, these devices were on different chips, and were fabricated 
at different times, so the correlation may be only an artefact.
Conclusions
The results of the high frequency measurements presented in this 
section are:
1) The shortest gate-length devices exhibit very high unity gain cut-off 
frequency,/T of up to 150GHz. However, this performance falls short of that 
predicted by the simple model with f T inversely proportional to gate-length. 
This can be explained by a parasitic channel length (~ lOOnm) which adds to 
the total transit time in the devices.
2) No evidence of velocity overshoot effects have been found in these 
GaAs and AlGaAs buffer devices with high active layer doping giving 
N d = 4 x l0 18cm'3.
3) The shortest gate-length devices suffer a degradation of short circuit 
current gain, lh21l with measurement frequency up to 26.5GHz. The result is a 
roll-off of lh21l (dB) with log /  at greater than 6dB/octave. This is attributed 
to the very large series gate resistance, Rg which may introduce a distributed 
delay along the width of gate. The problem with the experiment is that the 
width of the gates was scaled along with the length. It would have been 
better to keep the width constant, and vary both the length and height of the 
gate, in order to investigate the effects of Rg with other variables fixed. The 
use of a mushroom gate structure would greatly reduce Rg.
4) The devices are not optimised to give large / max, which is governed 
by the large gate resistance in all devices.
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5) The AlGaAs buffer devices have slightly inferior high frequency 
performance, as quantified by / T, which can be explained by the inferior 
carrier transport because of the poor quality active/buffer layer interface. The 
/max performance was dominated by large gate resistance, so the effect of the 
larger g j g d of the AlGaAs buffer devices was not apparent.
4.5.5 Transit Time and Parasitic Delays
This section presents an investigation of the parasitic transit delays 
(see page 25) in MESFETs with gate-lengths from 40 to 300nm and with 
GaAs and AlGaAs buffers. The delays were obtained from a series of 
S-parameter measurements for each device at a range of gate and drain 
biases.
The smallest values of total transit time, x for the results presented in 
this section are not always as small as the best values for the same devices 
presented in the previous section. This is a result of the general degradation 
in performance of the devices after being subjected to baking at 180C for the 
wiring level resist, which adversely affects the Ti/Au gate metallisation. The 
most extreme example of this is the 40nm gate-length AlGaAs buffer 
devices. T h e /T at the same bias conditions of adjacent devices dropped from 
123GHz to 89GHz after a 180C bake, performed before the harmful effects 
of the treatment were known.
Measurement of Parasitic Delays
Fig. 4.24 (page 163) shows examples of of the measurements used to 
extract a) the parasitic drain delay, xd and b) the parasitic channel delay, xr . 
The total transit time, x is calculated from / T (x = 1 /  2tt/ t ). The method of 
extracting these delays from the data is shown graphically in Fig. 2.7 
(page 56). The straight lines were obtained with a least squares fit to the last 
few points (right hand side) on each graph. The errors obtained from these 
fits, along with the error in determ ining/T (see Fig. 4.21 page 160), mean 
that the values of the delays (in ps) can only be given with an accuracy of 
one decimal place.
Fig. 4.25 (page 164) graphically presents the results of the parasitic 
delay extraction for MESFETs with gate-lengths from 40 to 300nm and with 
GaAs and AlGaAs buffers.
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Drain Delay
Fig. 4.25a shows the drain delay against gate-length. There is a large 
scatter in the data, which corresponds to the scatter in threshold voltage 
(Fig. 4.19a page 158). In fact, when the drain delay, t  is plotted against 
threshold voltage VT0 in Fig. 4.26 (page 165), an almost linear relationship 
between the two is observed. The largest drain delay corresponds to the most 
shallow recess depth. If the drain delay is caused by an extension of the gate 
depletion region towards the drain with increasing Vds. The increase of the 
channel length, Ld can be approximated by
Ld = [2e(<t. + VJ/<7/VD]'«  (4.6)
where <j> = - V + VBi is the Schottky barrier potential.
f
The drain delay can be calculated^equation 4.6 and xd = Ld /  veff. For the 
wafer A65, ND = 4 .1xl018cm'3, veff = l . lx l0 7cm/s, $ = 0.53V (see section
4.7.2 page 137). With Vds = 1.5V the drain delay thus calculated is relatively 
insensitive to Vg. For example with Vg = 0, xd = 0.24ps, with Vg = -2V, xd = 
0.34ps, and with Vg = -10V, xd = 0.59ps. This demonstrates that that the 
scatter of xd in Fig. 4.26 is not a consequence of to the optimisation of Vg in 
the drain delay measurements for each device to obtain the best / T. In the 
case of the shallow recess devices (with most negative VT0), a more negative 
Vg was needed, but no where near -10V or beyond. A small average velocity 
in the extension of the channel towards the drain could explain the large 
drain delays, but the high longitudinal fields in these devices, particularly 
near the drain end of the gate, precludes such low velocities.
Two mechanisms which can combine to account for this considerable 
influence of VT0 on xd are a lengthening of the channel by the surface 
depletion and fringing of the transverse gate field. Devices with small recess 
depths (with most negative VT0) would be more severely affected by both of 
these mechanisms as is seen in Fig. 4.26.
Channel Charging Delay
Fig. 4.25b shows the channel charging delay against gate-length. The 
delay is larger (by about a factor of two) for the GaAs buffer devices, except 
for the 40nm devices. This may be caused by a large proportion of carriers 
flowing into the channel through the GaAs buffer, with the longer path of 
carriers resulting in a longer channel charging delay. The sub lOOnm 
gate-length devices with both types of buffer have the largest channel
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charging delays. This may arise from a similar mechanism, with hot-electron 
effects causing carrier injection through depleted regions, perhaps including 
the AlGaAs buffer.
Intrinsic Channel Transit Time
Fig. 4.25b shows the intrinsic channel transit time, against 
gate-length. The slope of the lines, which are least square fits to the three 
longest gate-lengths, give intrinsic velocities of l.lx lO 7 and 0.9x107cm/s for 
the GaAs and AlGaAs buffers respectively. The slightly lower velocity on 
the AlGaAs buffer case may be a result of mobility degradation near the poor 
quality active/buffer layer interface (see the discussion of transconductance 
degradation on page 112).
The most remarkable feature of these results is the small values of 
The intercepts of the lines give negative intrinsic effective channel lengths 
(-100 and -70nm respectively for the GaAs and AlGaAs buffer devices). 
These results show that carriers travel at about 107cm/s in an intrinsic 
channel which is about lOOnm less than the gate-length. The sub lOOnm 
gate-length devices do not have negative values of tl, but they are almost 
zero, corresponding to a very small intrinsic channel length of ~ 20nm (or 
incredibly high velocities), and the parasitic drain and channel charging 
delays have the largest influence on the total transit time.
This intrinsic channel is assumed to be positioned under the gate, at the 
drain end, where the longitudinal fields are highest. Therefore in the region 
under the source end of the gate, the average carrier velocity is low. Two 
possible reasons for the low average carrier velocity in this region are; a) the 
carriers are still accelerating under the influence of the longitudinal field, and
b) the longitudinal field strength is less than the critical field for velocity 
saturation. The very high longitudinal fields in these devices resulting from 
the short source-drain gap make it hard to justify the latter explanation. A 
Monte Carlo computer simulation of these devices could give the electric 
field distribution, which would clarify the mechanism. In addition, a carrier 
velocity distribution thus obtained would validate these measurements.
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Conclusions
The conclusions that can be drawn from the measurement of parasitic 
transit delays presented in this section are:
1) The parasitic drain delay, xd is a strong function of the recess depth 
(as characterised by threshold voltage), which points to lengthening of the 
channel by the surface depletion and fringing of the transverse gate field as 
being the most significant contribution to the drain delay.
2) Carriers flowing from the source to the channel via a long and high 
resistivity path through the GaAs buffer, result in a channel charging delay, 
xr approximately double that of the AlGaAs buffer case for the longer 
channel devices.
3 ) The very small intrinsic transit delays, x{ obtained indicate that in a 
region under the source end of the gate, the average carrier velocity is low, 
perhaps because the carriers are still accelerating under the influence of the 
longitudinal field, or (less likely) because the longitudinal field strength is 
less than the critical field for velocity saturation. The length of this region 
reduces the intrinsic channel length to ~ lOOnm less that the gate-length, 
tending to ~ 20nm the gate-length decreases below lOOnm. This may be an 
explanation of the relatively poor values of / T as the gate-length was reduced 
below lOOnm.
4.6 Interrupted Growth Al03Ga07As Buffer
MESFETs with ~ 130nm gate-length were fabricated on three wafers 
with nominally identical active layer thicknesses, the first with an undoped 
GaAs buffer (A65), the second with an undoped Al03GaQ7As buffer (A66) 
and the third with an undoped Al03Ga07As buffer including four growth 
interruptions (A76). In this section DC and high frequency characterisation 
are used to compare these devices. The growth interruptions in the latter 
wafer are expected to improve the active/buffer layer interface quality.
4.6.1 DC characteristics
Figs. 4.27 and 4.28 (pages 166 and 167) show the output and transfer 
characteristics respectively of GaAs MESFETs with GaAs, AlGaAs and 
interrupted growth (IG) AlGaAs buffers. In these characteristics, the 
advantage of the AlGaAs buffer is demonstrated by the good pinchoff,
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whereas the GaAs buffer device shows a punch-through beyond Vds ~ 0.8V. 
Surprisingly, the IG AlGaAs buffer device also exhibits punch-through 
beyond Vds ~ 1.0V. Its transfer characteristic (Fig 4.28c) shows a 
subthreshold current independent of gate bias (V < -0.8V). This indicates 
that the punch-through current does not flow through the buffer layer under 
the gate. It could be explained by a gate with a break near one end, but this 
was disproved by a SEM examination (see Fig. 3.13 page 103, an electron 
micrograph of the adjacent device to the one considered here). It is more 
likely that the gate bias dependent leakage is caused by a slightly inadequate 
mesa etch depth, resulting in incomplete isolation of the source and drain 
probing pads.
The parameters extracted from these measurements are give below in 
Table 4.3.
Table 4.3 Performance of interrupted growth AlGaAs buffer MESFETs
Wafer (buffer) A Z/2 K £d Av / t /J max
nm pm mS/ mS/ mS/ GHz GHz
Vmm mm mm
A65 (GaAs) 130 60 235 610 71 9 99 47
A66 (AlGaAs) 130 60 625 507 45 11 87 47
A76 (AlGaAs*) 120 60 595 600 43 14 103 59
NOTES.
* Buffer grown with 4 interruptions (GaAs monolayer).
The K'-value is low for the GaAs buffered device compared to the 
AlGaAs buffer devices, because of the worse carrier confinement in the 
active layer by the GaAs buffer.
The transconductance is high (~ 600mS/mm) for the GaAs and IG 
AlGaAs buffer devices, but 20% lower for the AlGaAs buffer device. This 
demonstrates that the growth interruptions serve to improve the active/buffer 
layer interface to give an active layer quality approaching that of the layer 
with the GaAs buffer (recall the discussion of transconductance degradation 
associated with the AlGaAs buffer on page 112). Some mobility degradation 
near the IG AlGaAs buffer for this wafer is indicated in Fig. 4.1 (page 140)
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Nearly identical output conductances of the two AlGaAs buffer 
devices are 40% lower than the GaAs buffer device. This is consistent with 
the findings of section 4.5.1, which ascribed the large output conductance to 
current in the GaAs buffer.
The superior transconductance of the IG AlGaAs buffer device gives it 
the best voltage gain, Av = g j g d of 14.
4.6.2 High-Frequency performance
S-parameter measurements of the three devices, DC biased to give the 
best/T, are given in Table 4.3 above.
The interrupted growth AlGaAs buffer device has an identical / T to the 
GaAs buffer device, after scaling for the slightly shorter gate-length. The 
13% lower / T of the AlGaAs buffer device is attributed to the lower 
transconductance.
The IG AlGaAs buffer device has a higher f max (59GHz) than the other 
devices (47GHz). It is the highest value measured for any of the MESFETs 
fabricated in this work. This is not a result of a thicker gate metallisation, so 
it may result from a combination of this device’s increased gm/gd and other 
factors such as smaller source and drain contact resistances or the gate recess 
geometry (which can increase the Cgs/Cgd ratio159).
Conclusions
The conclusions from the comparison of the GaAs, AlGaAs and 
interrupted growth AlGaAs buffer MESFETs in this section are:
1) Growth interruptions in an AlGaAs buffer bring the DC and 
high-frequency performance of MESFETs as quantified by gm a n d /T up to 
that of a GaAs buffer devices.
2) The growth interruptions do not adversely affect the carrier 
confining properties of the AlGaAs buffer layer, as quantified by K'-value 
and gd.
page 135
4 - Results
4.7 Variation of Channel Doping Concentration
MESFETs with ~ 200nm gate-length were fabricated on three wafers 
with nominally identical active layer thicknesses and undoped GaAs buffer 
layers, with active layer (Si) ionised donor concentration, ND of 2.2, 4.1 and 
7 .1x l018crrr3, as determined from the sheet carrier concentration (see 
section 4.1 page 107). In this section DC and high frequency characterisation 
are used to compare these devices.
4.7.1 DC characteristics
Figs. 4.29 and 4.30 (pages 168 and 169) show the output and transfer 
characteristics respectively of GaAs MESFETs with GaAs buffers and 
N d = 2.2, 4.1 and 7 .1xl018cm'3. The trend of larger current with increasing 
N d is clear in these characteristics.
The parameters extracted from these measurements are give below in 
Table 4.4.
Table 4.4 Performance of MESFETs with varied active layer doping
Wafer Lu Z/2 K £d Av / t /•'max Lg2nfT
1018 nm pm mS/ mS/ m S/ GHz GHz 107cm/s
cm'3 Vmm mm mm
A114 2.2 200 60 384 437 38 11.5 92 58 1.2
A65 4.1 220 80 372 547 49 11 72 44 1.0
A128 7.1 200 80 199 370 47 8 72 29 0.9
The ^f-value and gm are low for the highest ND device, because of the 
not optimum (very negative) threshold voltage, resulting from too shallow a 
recess for the very high active layer doping. The two lower doped devices 
have similar DC performance as quantified by these parameters.
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4.7.2 Gate Diode Characterisation
Fig. 4.31 (page 170) shows the gate diode characteristics of the three 
devices. A large rise in the level of reverse diode leakage current is apparent 
as Nd increases, which can be explained by the reduction of height and 
thickness of the gate Schottky barrier with increasing doping (see section
2.6.4 page 42).
The characteristic of the lowest doped device indicates that an 
interfacial layer of contamination was deposited immediately before the Ti 
gate metal during gate fabrication. The resulting 
metal-insulator-semiconductor structure frustrated extraction of the diode 
ideality factor, n and diode built in voltage, VBi from the forward bias 
(positive V ) part of the characteristic. These parameters were extracted132 
for the other two devices. For ND = 4.1 and 7 .1xl018cm 3, the doide ideality 
factor, n rises from 2.2 to 3.2 and the built in voltage VBi falls from 0.53 to 
0.44. These poor values are a consequence of the high doping concentration 
of the active layer.
The gate reverse leakage currents in the open channel operating range 
are not large enough to degrade DC and high-frequency performance.
4.7.3 High-Frequency performance
f T and / max from S-parameter measurements of the three devices, DC 
biased to give the best/T, are given in Table 4.4 above.
Reduced transit time with lower active layer doping is demonstrated by 
the rise of the effective velocity Lg2nfT with decreasing N D. However, one 
would expect a reduced effective velocity in the low doped active layers 
because of the more severe parasitic channel length caused by surface 
depletion and gate fringing effects.
The method of parasitic delay extraction used in section 4.5.5 was 
applied to these devices. With increasing ND, xd was determined as 0.5, 0.3 
and 0.7ps. The lack of correlation to N D is a result of the different recess 
depths (and therefore threshold voltages which can be seen in Fig. 4.30 page 
169), which was previously found to strongly affect the drain delay in section 
4.5.5. With increasing ND, xT was determined as 0.9, 0.8 and 0.5ps. The 
reduction of xT with increasing ND is because of the lower resistivity of the 
active layer. These results yield values of intrinsic transit time, of 0.3, 1.1
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and l.Ops for these devices with increasing ND. The small value of x{ for the 
low doped device may be related to the interfacial layer under the gate which 
was discussed above.
This analysis leads to the conclusion that the increase of / T with 
reduced ND despite the worsened parasitic delays is the result of improved 
carrier transport. It appears that the very high doping can degrade the average 
carrier velocity. In the low doped case, the larger average velocity is able to 
overcome the more severe parasitic delays to give shorter total transit times.
The insulating interfacial layer apparent in the lowest doped device 
does not degrade the value o f /T. In an application where the device was used 
to process or amplify a signal with a low frequency component, interface 
states associated with the interface would probably degrade the
system performance. This is why MOSFET like structures cannot be 
fabricated from GaAs.
The behaviour of / max is clearly superior as ND is reduced. However, 
some of the improvement in the lowest doped device is a result of a smaller 
gate resistance because its unit gate width, Z/2 is only 60pm, compared to 
80pm for the other devices. In Table 4.3 (page 128) an improvement in /max 
from 43 to 54GHz is observed as Z/2 is similarly decreased from 80 to 60pm 
(for the 220 and 230nm gate-length AlGaAs buffer devices respectively).
An improvement of / max is expected in a device with a lower doped (or 
thinner) active layer between gate and drain because of the increase of 
Cgs/Cdg159. The equivalent circuit parameters were obtained for these devices 
from S-parameters measured at the DC bias giving the highest / T. With 
increasing ND the ratio C JC d was 11.5, 9.0 and 6.8.
The extracted values of R g were 33, 33 and 67. The large Rg (67D) may 
also be related to the inurf^dallayer under the gate, and would explain the 
1 ° w / max of the most highly doped device (34GHz) relative to the others.
Conclusions
The conclusions from the comparison of the GaAs buffer MESFETs 
with varied active layer doping in this section are:
1) Increasing the doping concentration causes an increased gate diode 
ideality factor and a lowered Schottky barrier height, but the gate reverse 
leakage currents in the open channel operating range are not large enough to 
degrade DC and high-frequency performance.
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2) The observed increase of / T with reduced N D despite the worsened 
parasitic delays is the result of improved carrier transport. It appears that the 
very high doping can degrade the average carrier velocity. In the low doped 
case, the larger average velocity is able to overcome the more severe 
parasitic delays to give shorter total transit times.
3) An observed increase in / max with reduced ND may be due a 
increased C JC d ratio.
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Figure 4.1 Hall mobility profile with GaAs and AlGaAs buffers
(from Cameron et al.m )
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0 5 0 0 0 1  3 0 0  X300K 100nm
Figure 4.4 E lectron m icrograph o f a 40nm  gate
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0 5 0 0 0 5  30KV X300K 100nm
Figure 4.5 E lectron m icrograph o f a 50nm  gate
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Chapter 5 - Conclusions
5.1 Summary
A process has been demonstrated for the fabrication of scaled GaAs 
based metal-semiconductor field effect transistors (MESFETs) suitable for 
high frequency characterisation with gate-lengths down to 40nm. MESFETs 
were fabricated with gate-lengths in the range 40 to 300nm on molecular 
beam epitaxy (MBE) grown layers with GaAs and AlGaAs buffers. The 
MESFETs were characterised electrically at direct current (DC) and high 
frequency.
The MESFETs have very good DC and high frequency performance, 
even down to the shortest gate-lengths. The performance is characterised by 
figures of merit such as transconductance and unity current gain cut-off 
frequency. MESFETs with a DC extrinsic transconductance of 720mS/mm 
and unity gain cut-off frequency of 150GHz (for a 40nm gate-length) have 
been demonstrated.
However, the performance of the MESFETs is limited by scaling 
effects. Some of these effects are of a technological nature such as buffer 
layer current, a large gate resistance, surface depletion effects, and the high 
active layer doping. More importantly, the performance of the shortest 
gate-length MESFETs is restricted by the fundamental short-channel effects 
of punch-through and hot-electrons. The origin and function of many of these 
effects have been introduced through a review of the operation and 
modelling of short-channel FETs (in chapter 2).
The MESFET design included features to minimise the technological 
scaling effects, i.e.
1) AlGaAs buffer layers to suppress buffer layer current. Experimental 
comparison was made with the GaAs buffer case.
2) High active layer doping to reduce the effect of surface depletion 
and maintain the channel aspect ratio, at the cost of deteriorated carrier 
transport. Devices with three different doping concentrations were compared.
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3) A reduced gate-width with shorter gate-length to compensate for the 
larger series gate resistance.
The experimental work described in this thesis investigates the scaling 
effects by electrical characterisation of the devices at DC and high 
frequency. The measurements presented and discussed included:
1) DC open channel and subthreshold transfer and output 
characteristics.
2) DC threshold voltage shift, equivalent to output conductance.
3) High frequency (up to 26.5GHz) S-parameters which yield the 
short-circuit current gain, maximum frequency of oscillation, and parasitic 
carrier transit delays through the channel.
The design strategy was successful to the extent of overcoming many 
of the detrimental scaling effects for MESFETs with gate-lengths down to 
200nm. The buffer layer current was suppressed by the AlGaAs buffer, and it 
was shown that interrupted growth of the AlGaAs buffer can surmount the 
problem of degradation of active layer quality associated with MBE growth 
of GaAs on AlGaAs.
On the negative side, the technological problems of large gate 
resistance, surface depletion effects and very high active layer doping (which 
inhibits carrier transport) were found to significantly degrade the high 
frequency performance of the devices in this work. These are all issues 
which could be addressed by modifications to the device design. In addition, 
the parasitic carrier transit delays became more significant in degradation of 
high frequency performance as the gate-length was reduced.
As for the more fundamental effects, the main conclusion of this thesis 
is that the ultimate scaling limits of hot-electron and punch-through effects 
govern the behaviour of the MESFETs with very short gate-lengths (in this 
case, less than lOOnm). The most severely affected parameters are output 
conductance and subthreshold current. For example, the benefits of AlGaAs 
buffer are greatly reduced for 40nm gate-length MESFETs. Reduction of 
gate-length can still give an improvement in high frequency performance, 
but less than predicted by simple scaling of the carrier transit time and the 
beneficial hot-electron effect of velocity overshoot. No evidence of velocity 
overshoot effects has been found in these MESFETs.
The remainder of this chapter presents the conclusions arising from the 
electrical characterisation. A list of symbols is given in chapter 2 (page 6).
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5.2 MESFET Figures of Merit
MESFETs have shown extrinsic DC transconductance of up to 
710mS/mm (for a 40nm gate-length GaAs buffer device). A DC voltage gain 
of 28 was obtained for a 300nm gate-length AlGaAs buffer MESFET.
A unity gain cut-off frequency,/T of 150GHz was determined for the 
40nm gate-length GaAs buffer MESFET, however the short-circuit current 
gain was degraded at the highest measurement frequencies by large gate 
resistance effects.
An effective carrier velocity can be obtained from Lg2nfT. This velocity 
was 1.2xl07cm/s for a 220nm GaAs buffer MESFET with an active layer 
ionised donor concentration determined as 2 .1xl018c m 3. This velocity value 
is similar to the bulk electron saturation velocity in GaAs, and compares well 
with the best reported values in Table 2.1 (page 49). After taking into account 
the modification channel length (see below), this represents a large average 
carrier velocity in the channel.
5.3 Short-Channel Effects
5.3.1 Subthreshold Drain Induced Barrier Lowering
In the absence of subthreshold buffer current, the long-channel 
AlGaAs buffer device exhibits a diffusion limited subthreshold current 
mechanism, a form of drain induced barrier lowering (DIBL). The same 
effect can be seen in the long-channel GaAs buffer device, at low Vds and 
large V , where the channel is only just pinched-off.
In the short-channel devices, with both GaAs and AlGaAs buffers, 
subthreshold current control is dominated by DIBL. In the GaAs buffer 
device, the virtual cathode can move into the buffer, where the coupling of 
Eg to \j/b is reduced and the DIBL current is many orders of magnitude larger 
than with comparable bias conditions in the AlGaAs buffer device.
The large scatter in threshold voltages in these devices frustrates a 
meaningful analysis of the DIBL with respect to gate-length, which could 
allow determination of the barrier lowering coefficients p and y.
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5.3.2 Punch-Through and Hot-Electron Effects
In short-channel devices, very large threshold voltage shift is 
dominated by hot-electron effects and/or DIBL punch-through.
Shorter-channel devices exhibit a marked increase in threshold voltage 
shift as Vds is increased above 2V. The fact that this is highly dependent on 
VT0 indicates that a the effects causing the VT shift occur to a large extent in 
the active layer.
Threshold voltage shift is dominated by hot-electron effects (because 
of the very high longitudinal fields in these devices) and/or DIBL 
punch-through (as was revealed by the subthreshold measurements, although 
no direct evidence was found by examining the VT shift). It is not possible to 
deduce the relative or absolute contributions of these two mechanisms using 
the methods described here.
5.3.3 Parasitic Transit Delays
The shortest gate-length devices exhibit very high unity gain cut-off 
frequency,/T of up to 150GHz. However, this performance falls short of that 
predicted by the simple model with f T inversely proportional to gate-length. 
This can be explained by a parasitic channel length (~ lOOnm) which adds to 
the total transit time in the devices. The total transit time can be divided into 
three components: i) parasitic drain delay, ii) parasitic channel charging 
delay and iii) intrinsic channel delay. S-parameter measurements at a range 
gate and drain of bias points allowed determination of these components.
The parasitic drain delay, xd was a strong function of the recess depth 
(as characterised by threshold voltage), which points to lengthening of the 
channel by the surface depletion and fringing of the transverse gate field as 
being the most significant contribution to the drain delay.
Carriers flowing from the source to the channel via a long and high 
resistivity path through the GaAs buffer, result in a channel charging 
delay, xr approximately double that of the AlGaAs buffer case for 
longer-channel devices.
The very small intrinsic transit delays, obtained indicate that in a 
region under the source end of the gate, the average carrier velocity is low, 
perhaps because the carriers are still accelerating under the influence of the 
longitudinal field, or (less likely) because the longitudinal field strength is 
less than the critical field for velocity saturation. The length of this region 
reduces the intrinsic channel length to ~ lOOnm less that the gate-length,
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tending to ~ 20nm the gate-length decreases below lOOnm. This may be an 
explanation of the relatively poor values of / T as the gate-length was reduced 
below lOOnm.
5.4 Technological Scaling Effects
5.4.1 Buffer Layers
Advantages of an AlGaAs Buffer
AlGaAs buffer devices have smaller output conductance and greater 
voltage gain because of the reduction of current in the buffer. AlGaAs buffer 
devices have larger /^-values, because of the sharper pinch-off against the 
buffer layer, i.e. better carrier confinement in the active layer.
Buffer current strongly magnifies the subthreshold current in GaAs 
buffer devices at useful operating biases. The AlGaAs buffer eliminates 
subthreshold buffer current in long-channel devices.
The small threshold voltage shift in long-channel GaAs buffer devices 
appears to be governed by buffer current. The evidence is the large departure 
from square-law behaviour in the transfer characteristic, which is absent in 
the long-channel AlGaAs buffer device. However, GaAs buffer devices over 
a range of gate-lengths do not exhibit the dependence of gd and k  on Lg 
predicted for SCL buffer current, indicating that the buffer current is not 
space charge limited.
At high frequency little difference is seen between GaAs and AlGaAs 
buffer devices. T h e /max performance was dominated by large gate resistance, 
so the effect of the larger gm/gd of the AlGaAs buffer devices was not 
apparent. For long channel-length, the AlGaAs buffer reduces the channel 
charging delay by a factor of two, compared to GaAs buffer devices.
Disadvantages of an AlGaAs Buffer
The AlGaAs buffer devices have slightly inferior DC and high 
frequency performance, as quantified by gm and / T, which can be explained 
by the inferior carrier transport as a consequence of the poor quality 
active/buffer layer interface.
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Interrupted Growth AlGaAs Buffer
Growth interruptions in an AlGaAs buffer bring the DC and 
high-frequency performance of MESFETs as quantified by gm and / T up to 
that of a GaAs buffer devices. The growth interruptions do not adversely 
affect the carrier confining properties of the AlGaAs buffer layer, as 
quantified by AT-value and gd.
Predominance of Punch-Through and Hot-Electron Effects
in Short-Channels
The output conductance, gd rises with reduced gate-length equally for 
the devices with both GaAs and AlGaAs buffers. The difference between gd 
at each gate-length is the contribution of buffer-layer current. At very short 
gate-length, the advantage of the AlGaAs buffer diminishes, because 
punch-through and hot-electron effects operate mainly in the active layer.
Equivalently, a reduced VT shift is observed for longer gate-length 
AlGaAs buffer devices, but for the shortest gate-length devices the AlGaAs 
buffer has little effect on reducing the shift. Shorter-channel devices exhibit a 
marked increase in threshold voltage shift as Vds is increased above 2V. The 
fact that this is highly dependent on VT0 reinforces the assumption that a the 
effects causing the VT shift occur to a large extent in the active layer.
5.4.2 High Active Layer Doping
Increasing the active layer doping concentration characterised by the 
ionised donor concentration, iVD, causes an increased gate diode ideality 
factor and a lowered Schottky barrier height, but the gate reverse leakage 
currents in the open channel operating range are not large enough to degrade 
DC and high-frequency performance.
The observed increase of / T with reduced N D despite the worsened 
parasitic delays is the result of improved carrier transport. It appears that the 
very high doping can degrade transit time by suppressing the average carrier 
velocity. In the low doped case, the higher average velocity is able to 
overcome the more severe parasitic delays to give shorter total transit times.
An observed increase in / max with reduced ND may be due a increased 
C J C aA ratio.g s7 gd
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5.4.3 Surface Effects
The detrimental effect of surface depletion was evident in the strong 
dependence of the parasitic drain delay, xd on the the recess depth (as 
characterised by threshold voltage). This points to lengthening of the channel 
by the surface depletion as being a significant limit to high frequency 
performance.
5.4.4 Gate Resistance
The shortest gate-length devices suffer a degradation of short circuit 
current gain, lh21l with measurement frequency up to 26.5GHz. The result is a 
roll-off of lh21l (dB) with lo g /  at greater than 6dB/octave. This is attributed 
to the very large series gate resistance, Rg which may introduce a distributed 
delay along the width of gate.
The devices are not optimised to give large / max, which is governed by 
the large gate resistance in all devices.
5.4.5 Threshold Voltage Uniformity
The lack of control of threshold voltages in these devices would make 
inclusion of them into useful circuits very difficult. The nonuniformity (i.e. 
dependence on gate-length) and nonreproducibility of the gate recess etch are 
the main problem. In addition, the short-channel effects can shift the 
threshold voltage as a function of gate-length and drain bias.
In the context of these experiments, the scatter of threshold voltage has 
frustrated the analysis of the DIBL with respect to gate-length.
5.5 Other Work
Extensive enhancements were made to the electron-beam lithography 
system software to facilitate automated patterning of the large number of 
devices required for the project. This work included integration of automatic 
frame registration and focusing systems with the driver software, and adding 
support for text patterning and automatic site numbering.
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5.6 Future Work
Fabrication
There are two outstanding problems with the MESFETs described in 
this thesis; i) the gate resistance, Rg is too large and ii) the gate recess 
uniformity is inadequate. The use of a mushroom gate structure would 
greatly reduce Rg. More measurements at DC and high frequency 
measurements of devices with constant width could confirm the 
improvement in this parasitic resistance. The recess uniformity could be 
improved by using a low damage dry etching process, with a suitable pattern 
transfer process.
The temperature stability of the gate metallisation should be improved 
by incorporating a thin platinum diffusion barrier between the titanium and 
gold layers.
Circuits
With good control of the threshold voltage by improved recessing, 
fabrication of circuits around these MESFETs could be undertaken to 
demonstrate their suitability for high speed digital processing applications. 
As part of this work, the lithographic process for a 17 stage ring-oscillator 
circuit has been demonstrated (Figs. 5.1 and 5.2 pages 180 and 181) and 
circuits have been fabricated up to the first (enhancement mode) gate level 
(Fig. 5.1). The circuit utilises direct coupled FET logic comprised of 50nm 
gate-length devices. The ring oscillator is the simplest digital circuit after an 
inverter, and it allows a measurement of the maximum inverter switching 
speed, albeit with the a fanout of one at each stage, which is unrealistic for 
logic applications.
Simulation
An invaluable aid in understanding the physical mechanisms acting in 
these devices is Monte Carlo simulation. Application of such a model to 
MESFETs of the same structure and composition as those described here 
will allow a quantitative study of the role of punch-through and hot-electron 
effects in output conductance and drain bias dependent threshold voltage 
shift. The velocity and field distributions obtained from such a simulation 
could validate and clarify the results of the transit time measurements 
described in this thesis.
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Noise Measurements
Further characterisation of the quality of the GaAs/AlGaAs 
active/buffer layer interface could be obtained from high frequency noise 
measurements. The operating point of the MESFET for low-noise 
applications is in the low current (near pinchoff), high carrier velocity range, 
so the noise performance should be strongly affected by the mobility 
degradation at and near the interface.
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Figure 5.1 Electron micrograph of a 17 stage ring oscillator
(gate levels not defined)
Four probing pads at the right are a test inverter.
Wider devices at the left amplify the output signal.
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Figure 5.2 Electron micrograph of a 17 stage ring oscillator
(not a working circuit, but a demonstration of the lithographic process)
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shift, due to space charge limited 
current, 121
shift, from SCL buffer current, 15
Threshold voltage
shift, measurements, 118 
shift, results, 120 
square law, 14
square law, differential shift, 15
square law, measurement (Fig.), 155,
156
versus drain delay (Fig.), 165 
Transconductance, 11 
dispersion, 43 
extrinsic, 13 
results, 112
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